Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SPT9110 Datasheet(PDF) 5 Page - Cadeka Microcircuits LLC.

Part # SPT9110
Description  100 MSPS SINGLE-TO-DIFFERENTIAL TRACK-AND-HOLD
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CADEKA [Cadeka Microcircuits LLC.]
Direct Link  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

SPT9110 Datasheet(HTML) 5 Page - Cadeka Microcircuits LLC.

  SPT9110 Datasheet HTML 1Page - Cadeka Microcircuits LLC. SPT9110 Datasheet HTML 2Page - Cadeka Microcircuits LLC. SPT9110 Datasheet HTML 3Page - Cadeka Microcircuits LLC. SPT9110 Datasheet HTML 4Page - Cadeka Microcircuits LLC. SPT9110 Datasheet HTML 5Page - Cadeka Microcircuits LLC. SPT9110 Datasheet HTML 6Page - Cadeka Microcircuits LLC. SPT9110 Datasheet HTML 7Page - Cadeka Microcircuits LLC. SPT9110 Datasheet HTML 8Page - Cadeka Microcircuits LLC. SPT9110 Datasheet HTML 9Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
5
11/12/98
SPT9110
TIMING SPECIFICATION DEFINITIONS
ACQUISITION TIME
This is the time it takes the SPT9110 to acquire the analog
signal at the internal hold capacitor when it makes a transition
from hold mode to track mode. (See figure 1.) The acquisition
time is measured from the 50% input clock transition point to
the point when the signal is within a specified error band at the
internal hold capacitor (ahead of the output amplifier). It does
not include the delay and settling time of the output amplifier.
Because the signal is internally acquired and settled at the
hold capacitor before the output voltage has settled, the
sampler can be put in hold mode before the output has settled.
TRACK-TO-HOLD SETTLING TIME
The time required for the output to settle to within 4 mV of its
final value.
APERTURE DELAY
The aperture delay time is the interval between the leading
edge transition of the clock input and the instant when the
input signal was equal to the held value. It is the difference
in time between the digital hold switch delay and the analog
signal propagation time.
Figure 1 - Timing Diagram
Acquisition
Time
Aperture
Delay
Track-to-Hold
Settling
Hold
Track
Hold
CLK
NCLK
Output
Input
Observed at
Hold Capacitor
Observed at
Amplifier Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com