| Electronic Components Datasheet Search |
|
TMC2192 Datasheet(PDF) 7 Page - Cadeka Microcircuits LLC. |
|
|
|||||||||||||||||||||||||||||
TMC2192 Datasheet(HTML) 7 Page - Cadeka Microcircuits LLC. |
|
7 / 69 page ![]() PRODUCT SPECIFICATION TMC2192 REV. 1.0.0 8/13/03 7 Functional Description Input Formats Control Registers for this section The TMC2192 supports YCBCR component sources on the pixel data port. YCBCR input sources are supported in 10 bit 4:2:2, 20 bit 4:2:2, 20 bit 4:4:4, and 24 bit 4:4:4. In the 4:2:2 cases the color difference components are linearly interpo- lated to 4:4:4 internally. Demuxing of multiplexed data streams depends on which synchronization mode the encoder is operating in. For slave and genlock modes the falling edge of HSIN must be LOW prior to the CB data in order to demux the data correctly. For master mode synchronization the falling edge of HSOUT must be LOW prior to the Y data in order to demux the data correctly. Finally, in 656 mode the demuxing of the data stream is determined by the TRS codes, the first sample after the TRS is considered a CB sample of the CB Y CR YI packet. The control register D1OFF controls the formatting of the incoming luminance data at the pixel data port. When D1OFF is HIGH a blanking level of 6410 is subtracted from the luminance and when D1OFF is LOW the incoming the pixel data is passed through. The inversion of the MSB’s on the CB and CR components is controlled by the INMODE control register. Figure 1. Input Formats 1. INMODE = 00, PD[7:0] = PD[23:16] = CB, PD[15:8] = CR Figure 2. 24 Bit Input Format Address Bit(s) Name 0x05 7 D1OFF 0x05 6-4 INMODE 0x06 0 TSOUT 23 16 15 8 97 PD 0 0 0 0 0 Y C B C R YC C BR YC C BR 9 0 Y 9 0 9 77 7 1 2 INMODE 00 01 1x 2192002A tDO PD[7:0] PD[15:8] PD[23:16] PXCK HSOUT (TSOUT = 1) 2192003A Yn-1 CRn-1 CBn-1 Yx+1 Yx+2 Yx Yn Y0 CRn CR0 CBn CB0 tS tH tDO x = (SY+BR+BU+CBP)*2 128 0 n = (SY+BR+BU+CBP+AV)*2 HSIN tSP CBx CBx+1 CBx+2 CRx CRx+1 CRx+2 2. INMODE = 01, PD[23:14] = YCBCR running at 27MHz. The PD port is clocked at twice the pixel rate, with the data organized as CB Y CR Y, with the cosited Y's following the CB's. In its CCIR-656 time base mode, the demuxed CB, Y, and CR data is synchronized to the SAV preamble. The first data value, after the SAV preamble, is treated as a CB data point in the multiplexed CB, Y, CR Y , D1 data stream. Note: Figure 3, pixel numbering, reflects the SMPTE-125M pixel numbering. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |