| Electronic Components Datasheet Search |
|
ST7263BEx Datasheet(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7263BEx Datasheet(HTML) 55 Page - STMicroelectronics |
|
55 / 186 page ![]() ST7263Bxx On-chip peripherals Doc ID 7516 Rev 8 55/186 Figure 26. Watchdog block diagram a Note: Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset. The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared). 11.1.4 Software Watchdog option If Software Watchdog is selected by option byte, the watchdog is disabled following a reset. Once activated it cannot be disabled, except by a reset. The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared). 11.1.5 Hardware Watchdog option If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the CR is not used. 11.1.6 Low power modes WAIT instruction No effect on Watchdog. Table 17. Watchdog timing (fCPU = 8 MHz) CR register initial value WDG timeout period (ms) Max FFh 393.216 Min C0h 6.144 RESET WDGA 7-BIT DOWNCOUNTER fCPU T6 T0 CLOCK DIVIDER WATCHDOG CONTROL REGISTER (CR) ÷49152 T1 T2 T3 T4 T5 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |