Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32W108HB Datasheet(PDF) 70 Page - STMicroelectronics

Part # STM32W108HB
Description  High-performance, IEEE 802.15.4 wireless system-on-chip
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108HB Datasheet(HTML) 70 Page - STMicroelectronics

Back Button STM32W108HB Datasheet HTML 66Page - STMicroelectronics STM32W108HB Datasheet HTML 67Page - STMicroelectronics STM32W108HB Datasheet HTML 68Page - STMicroelectronics STM32W108HB Datasheet HTML 69Page - STMicroelectronics STM32W108HB Datasheet HTML 70Page - STMicroelectronics STM32W108HB Datasheet HTML 71Page - STMicroelectronics STM32W108HB Datasheet HTML 72Page - STMicroelectronics STM32W108HB Datasheet HTML 73Page - STMicroelectronics STM32W108HB Datasheet HTML 74Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 179 page
background image
Serial interfaces
STM32W108CB, STM32W108HB
70/179
Doc ID 16252 Rev 2
7.5.3
TWI control 2 register (SCx_TWICTRL2)
Address offset: 0xC850 (SC1_TWICTRL2) and 0xC050 (SC2_TWICTRL2)
Reset value:
0x0000 0000
7.6
Universal asynchronous receiver / transmitter (UART)
registers
Refer to the SPI Master mode section for a description of the SCx_DATA register.
7.6.1
UART status register (SC1_UARTSTAT)
Address offset: 0xC848
Reset value:
0x0000 0040
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SC_T
WIACK
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
[0] SC_TWIACK: Setting this bit signals ACK after a received byte. Clearing this bit signals NACK
after a received byte.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SC_UA
RTTXI
DLE
SC_UA
RTPAR
ERR
SC_U
ARTF
RMER
R
SC_UA
RTRX
OVF
SC_UA
RTTXF
REE
SC_UA
RTRXV
AL
SC_UA
RTCTS
rw
rw
rw
rw
rw
rw
rw
rw
rw
r
r
r
r
r
r
r
[6] SC_UARTTXIDLE: This bit is set when both the transmit FIFO and the transmit serializer are
empty.
[5] SC_UARTPARERR: This bit is set when the byte in the data register was received with a parity
error. This bit is updated when the data register is read, and is cleared if the receive FIFO is
empty.
[4] SC_UARTFRMERR: This bit is set when the byte in the data register was received with a frame
error. This bit is updated when the data register is read, and is cleared if the receive FIFO is
empty.
[3] SC_UARTRXOVF: This bit is set when the receive FIFO has been overrun. This occurs if a byte
is received when the receive FIFO is full. This bit is cleared by reading the data register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com