24LC515T datasheet(11/24 Pages) MICROCHIP

11 / 24 page

DS21673G-page 11

24AA515/24LC515/24FC515

8.0

READ OPERATION

Read operations are initiated in the same way as write

operations with the exception that the R/W bit of the

control byte is set to one. There are three basic types

of read operations: current address read, random read

and sequential read.

8.1

Current Address Read

The 24XX515 contains an address counter that main-

tains the address of the last word accessed, internally

incremented by one. Therefore, if the previous read

access was to address n (n is any legal address), the

next current address read operation would access data

from address n + 1.

Upon receipt of the control byte with R/W bit set to one,

the 24XX515 issues an acknowledge and transmits the

8-bit data word. The master will not acknowledge the

transfer, but does generate a Stop condition and the

24XX515 discontinues transmission (Figure 8-1).

FIGURE 8-1:

CURRENT ADDRESS

READ

8.2

Random Read

Random read operations allow the master to access

any memory location in a random manner. To perform

this type of read operation, first the word address must

be set. This is done by sending the word address to the

24XX515 as part of a write operation (R/W bit set to 0).

After the word address is sent, the master generates a

Start condition following the acknowledge. This termi-

nates the write operation, but not before the internal

Address Pointer is set. Then, the master issues the

control byte again, but with the R/W bit set to a one.

The 24XX515 will then issue an acknowledge and

transmit the 8-bit data word. The master will not

acknowledge the transfer, but does generate a Stop

condition which causes the 24XX515 to discontinue

transmission (Figure 8-2). After a random Read com-

mand, the internal address counter will point to the

address location following the one that was just read.

8.3

Sequential Read

Sequential reads are initiated in the same way as a

random read except that after the 24XX515 transmits

the first data byte, the master issues an acknowledge

as opposed to the Stop condition used in a random

read. This acknowledge directs the 24XX515 to trans-

mit the next sequentially addressed 8-bit word

(Figure 8-3). Following the final byte transmitted to the

master, the master will NOT generate an acknowledge,

but will generate a Stop condition. To provide sequen-

tial reads, the 24XX515 contains an internal Address

Pointer which is incremented by one at the completion

of each operation. This Address Pointer allows half the

memory contents to be serially read during one opera-

tion. Sequential read address boundaries are 0000h to

7FFFh and 8000h to FFFFh. The internal Address

Pointer will automatically roll over from address 7FFF

to address 0000 if the master acknowledges the byte

received from the array address 7FFF. The internal

address counter will automatically roll over from

address FFFFh to address 8000h if the master

acknowledges the byte received from the array

address FFFFh.

Bus Activity

Master

SDA Line

Bus Activity

Control

Byte

Data

00 BA A 1

Byte

01 0

24LC515T Datasheet(PDF) 11 Page - Microchip Technology

24LC515T Datasheet(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL