 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MB91F467BAPMC-GSE2 Datasheet(PDF) 52 Page - fujitsu semiconductor |
|
|
|||||||||||||||||||||||||||||
MB91F467BAPMC-GSE2 Datasheet(HTML) 52 Page - fujitsu semiconductor |
|
|
52 / 136 page  MB91460B Series 52 DS07-16609-1E 6.2.2. FSV1 (bit15 to bit0) MB91F467BA/466BA The setting of the Flash Security Vector FSV1 bits [15:0] is responsible for the individual write protection of the 8 KBytes sectors. It is only evaluated if write protection bit FSV1[17] is set. Explanation of the bits in the Flash Security Vector FSV1[15:0] Note: It is mandatory to always set the sector where the Flash Security Vectors FSV1 and FSV2 are located to write protected (here sector SA4). Otherwise it is possible to overwrite the Security Vector to a setting where it is possible to either read out the Flash content or manipulate data by writing. See section “ Flash access in CPU mode” for an overview about the sector organisation of the Flash Memory. 6.2.3. FSV1 (bit15 to bit0) MB91F465BB/464BB The setting of the Flash Security Vector FSV1 bits [15:0] is responsible for the individual write protection of the 8 KBytes sectors. It is only evaluated if write protection bit FSV1[17] is set. Explanation of the bits in the Flash Security Vector FSV1[15:0] Note: It is mandatory to always set the sector where the Flash Security Vectors FSV1 and FSV2 are located to write protected (here sector SA4). Otherwise it is possible to overwrite the Security Vector to a setting where it is possible to either read out the Flash content or manipulate data by writing. See section “ Flash access in CPU mode” for an overview about the sector organisation of the Flash Memory. FSV1 bit Sector Enable Write Protection Disable Write Protection Comment FSV1[0] SA0 set to “0” set to “1” FSV1[1] SA1 set to “0” set to “1” FSV1[2] SA2 set to “0” set to “1” FSV1[3] SA3 set to “0” set to “1” FSV1[4] SA4 set to “0” ⎯ Write protection is mandatory! FSV1[5] SA5 set to “0” set to “1” FSV1[6] SA6 set to “0” set to “1” FSV1[7] SA7 set to “0” set to “1” FSV1[15:8] ⎯⎯ ⎯ not available FSV1 bit Sector Enable Write Protection Disable Write Protection Comment FSV1[3:0] ⎯⎯ ⎯ not available FSV1[4] SA4 set to “0” — Write protection is mandatory! FSV1[5] SA5 set to “0” set to “1” FSV1[6] SA6 set to “0” set to “1” FSV1[7] SA7 set to “0” set to “1” FSV1[15:8] ⎯⎯ ⎯ not available |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
