PIC18F44J10 datasheet(230/368 Pages) MICROCHIP

230 / 368 page

PIC18F45J10 FAMILY

DS39682E-page 228

FIGURE 19-3:

COMPARATOR OUTPUT BLOCK DIAGRAM

19.6

Comparator Interrupts

The comparator interrupt flag is set whenever there is

a change in the output value of either comparator.

Software will need to maintain information about the

status of the output bits, as read from CMCON<7:6>, to

determine the actual change that occurred. The CMIF

bit (PIR2<6>) is the Comparator Interrupt Flag. The

CMIF bit must be reset by clearing it. Since it is also

possible to write a ‘1’ to this register, a simulated

interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit

(INTCON<6>) must be set to enable the interrupt. In

addition, the GIE bit (INTCON<7>) must also be set. If

any of these bits are clear, the interrupt is not enabled,

though the CMIF bit will still be set if an interrupt

condition occurs.

The user, in the Interrupt Service Routine, can clear the

interrupt in the following manner:

Any read or write of CMCON will end the

mismatch condition.

Clear flag bit CMIF.

A mismatch condition will continue to set flag bit, CMIF.

Reading CMCON will end the mismatch condition and

allow flag bit, CMIF, to be cleared.

19.7

Comparator Operation

During Sleep

When a comparator is active and the device is placed

in Sleep mode, the comparator remains active and the

interrupt is functional, if enabled. This interrupt will

wake-up the device from Sleep mode, when enabled.

Each operational comparator will consume additional

current, as shown in the comparator specifications. To

minimize power consumption while in Sleep mode, turn

off the comparators (CM<2:0> = 111) before entering

Sleep. If the device wakes up from Sleep, the contents

of the CMCON register are not affected.

19.8

Effects of a Reset

A device Reset forces the CMCON register to its Reset

state, causing the comparator modules to be turned off

(CM<2:0> = 111). However, the input pins (RA0

through RA3) are configured as analog inputs by

default on device Reset. The I/O configuration for these

pins is determined by the setting of the PCFG<3:0> bits

(ADCON1<3:0>).

Therefore,

device

current

minimized when analog inputs are present at Reset

time.

To RB5 or

RA5 pin

Bus

Data

Set

CMIF

bit

Port Pins

Read CMCON

Reset

From

Other

Comparator

CxINV

Note:

If a change in the CMCON register

(C1OUT or C2OUT) should occur when a

read operation is being executed (start of

the Q2 cycle), then the CMIF (PIR2

PIC18F44J10 Datasheet(PDF) 230 Page - Microchip Technology

PIC18F44J10 Datasheet(HTML) 230 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL