| Electronic Components Datasheet Search |
|
AT90SCR100 Datasheet(PDF) 412 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90SCR100 Datasheet(HTML) 412 Page - ATMEL Corporation |
|
412 / 433 page ![]() 412 TPR0327AY–SMS–30Jan09 AT90SCR100 Notes: 1. In AT90SCR100, this parameter is characterized and not 100% tested. 2. Required only for fSCL > 100 kHz. 3. Cb = capacitance of one bus line in pF. 4. fCK = CPU clock frequency 5. This requirement applies to all AT90SCR100 Two-wire Serial Interface operation. Other devices connected to the Two-wire Serial Bus need only obey the general fSCL requirement. 6. The actual low period generated by the AT90SCR100 Two-wire Serial Interface is (1/fSCL - 2/fCK), thus fCK must be greater than 6 MHz for the low time requirement to be strictly met at fSCL = 100 kHz. 7. The actual low period generated by the AT90SCR100 Two-wire Serial Interface is (1/fSCL - 2/fCK), thus the low time require- ment will not be strictly met for fSCL > 308 kHz when fCK = 8 MHz. Still, AT90SCR100 devices connected to the bus may communicate at full speed (400 kHz) with other AT90SCR100 devices, as well as any other device with a proper tLOW accep- tance margin. 8. This parameter is theorical and is not part of the production test flow. It represents a some idea of the size of the parameter, but the exact value is not guaranteed. Figure 31-1. 2-wire Serial Bus Timing 31.5.2 High-Speed SPI Interface Characteristics TBD tLOW Low Period of the SCL Clock fSCL ≤ 100 kHz (6) 4.7 – μs fSCL > 100 kHz(7) 1.3 – μs tHIGH High period of the SCL clock fSCL ≤ 100 kHz 4.0 – μs fSCL > 100 kHz 0.6 – μs tSU;STA Set-up time for a repeated START condition fSCL ≤ 100 kHz 4.7 – μs fSCL > 100 kHz 0.6 – μs tHD;DAT Data hold time fSCL ≤ 100 kHz 0 3.45 μs fSCL > 100 kHz 0 0.9 μs tSU;DAT Data setup time fSCL ≤ 100 kHz 250 – ns fSCL > 100 kHz 100 – ns tSU;STO Setup time for STOP condition fSCL ≤ 100 kHz 4.0 – μs fSCL > 100 kHz 0.6 – μs tBUF Bus free time between a STOP and START condition fSCL ≤ 100 kHz 4.7 – μs fSCL > 100 kHz 1.3 – μs Table 31-3. 2-wire Serial Bus Requirements (Continued) Symbol Parameter Condition Min Max Units tSU;STA tLOW tHIGH tLOW tof tHD;STA tHD;DAT tSU;DAT tSU;STO tBUF SCL SDA tr |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |