 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MPC8548CVTAQJ Datasheet(PDF) 51 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8548CVTAQJ Datasheet(HTML) 51 Page - Freescale Semiconductor, Inc |
|
|
51 / 144 page  MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6 Freescale Semiconductor 51 Programmable Interrupt Controller Figure 28. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Bypass Mode) 11 Programmable Interrupt Controller In IRQ edge trigger mode, when an external interrupt signal is asserted (according to the programmed polarity), it must remain the assertion for at least 3 system clocks (SYSCLK periods). 12 JTAG This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8548E. tLBIXKL2 tLBIVKH1 Internal Launch/Capture Clock UPM Mode Input Signal: LUPWAIT T1 T3 UPM Mode Output Signals: LCS[0:7]/LBS[0:3]/LGPL[0:5] GPCM Mode Output Signals: LCS[0:7]/LWE T2 T4 Input Signals: LAD[0:31]/LDP[0:3] LCLK tLBKLOV1 tLBKLOZ1 tLBKLOX1 tLBIXKH1 GPCM Mode Input Signal: LGTA tLBIVKL2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
