Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

VG36648041CT Datasheet(PDF) 7 Page - Vanguard International Semiconductor

Part # VG36648041CT
Description  CMOS Synchronous Dynamic RAM
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VML [Vanguard International Semiconductor]
Direct Link  http://www.vis.com.tw
Logo VML - Vanguard International Semiconductor

VG36648041CT Datasheet(HTML) 7 Page - Vanguard International Semiconductor

Back Button VG36648041CT Datasheet HTML 3Page - Vanguard International Semiconductor VG36648041CT Datasheet HTML 4Page - Vanguard International Semiconductor VG36648041CT Datasheet HTML 5Page - Vanguard International Semiconductor VG36648041CT Datasheet HTML 6Page - Vanguard International Semiconductor VG36648041CT Datasheet HTML 7Page - Vanguard International Semiconductor VG36648041CT Datasheet HTML 8Page - Vanguard International Semiconductor VG36648041CT Datasheet HTML 9Page - Vanguard International Semiconductor VG36648041CT Datasheet HTML 10Page - Vanguard International Semiconductor VG36648041CT Datasheet HTML 11Page - Vanguard International Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 70 page
background image
Document : 1G5-0153
Rev.1
Page 7
VIS
Preliminary
VG36648041CT
CMOS Synchronous Dynamic RAM
Parameter
CAS
Latency
symbol
VG36648041B
Unit
-7
-8
Min
Max
Min
Max
CLK cycle time
3
tck3
7
8
ns
2
tck2
10
10
ns
CLK to valid output delay
3
tAc3
6
6
ns
2
tAc2
6
6
ns
CLK high pulse width
tCH
3
3
ns
CLK low pulse width
tCL
3
3
ns
CKE setup time
tCKS
2
2
ns
CKE hold time
tCKH
1
1
ns
Address setup time
tAS
2
2
ns
Address hold time
tAH
1
1
ns
Command setup time
tCMS
2
2
ns
Command hold time
tCMH
1
1
ns
Data input setup time
tDS
2
2
ns
Data input hold time
tDH
1
1
ns
Output data hold time
tOH
3
3
ns
CLK to output in low - Z
tLZ
0
0
ns
CLK to output in H - Z
3
tHZ
5
6
ns
2
6
6
Row active to active delay
tRRD
14
16
ns
RAS to CAS delay
tRCD
20
20
ns
Row precharge time
tRP
20
20
ns
ROW active time
tRAS
40
120K
48
120K
ns
ROW cycle time
tRC
60
68
ns
Last data in to burst stop
tBDL
1
1
CLK
Data - in to ACT(REF) command
tDAL
1+ tRP
1+tRP
CLK
Data - in to precharge
tDPL
1
1
CLK
Transition time
tT
1
10
1
10
ns
Mode reg. set cycle
tRSC
2
2
CLK
Power down exit setup time
tPDE
2
2
ns
Self refresh exit time
tSRX
1
1
CLK
Refresh time
tREF
64
64
ms
A. C Characteristics : (Ta = 0 to 70°C VDD = 3.3V 0.3V, VSS = 0V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com