TMS320DM647 datasheet(65/181 Pages) TI

65 / 181 page

DIVIDERD4

CLKIN1

PLLEN(PLLCTL.[0])

SYSCLK1

SYSCLK2

AECLKIN(ExternalEMIFClockInput)

EMIFA

DIVIDERPREDIV

DIVIDERD1

DIVIDERD2

AECLKOUT

PLLV1

EMIFilter

+1.8V

560pF 0.1 F

SYSCLK5

SYSREFCLK

(C64x+MegaModule)

DIVIDERD5

PLL1Controller

(EMIFInputClock)

/1,/2,/3

ENA

PREDEN(PREDIV.[15])

ENA

/4.../8

PLL1

D4EN(PLLDIV4.[15])

SYSCLK4

(Internal

EMIFClock

Input)

SYSCLK5

SYSCLK3

DIVIDERD3

SYSCLK6

DIVIDERD6

ENA

D2EN(PLLDIV2.[15])

/1,/2,

...,/8

(EmulationandTrace)

VICP cop_clk/2

VICP cop_clk

AECLKINSEL

(AEA[17]pin)

VCLK

VLYNQ

CLKDIR

(CTRL.[15])

/1,/2,

...,/8

CLKDIV

(CTRL.[18:16])

PLLM

x1,

x16tox32

TMS320DM647

TMS320DM648

www.ti.com

SPRS372F – JANUARY 2010 – REVISED SEPTEMBER 2009

6.4

PLL1 Controller

The primary PLL controller generates the input clock to the C64x+ megamodule (including the CPU) as

well as most of the system peripherals such as the multichannel audio serial ports (McASPs) and the

external memory interface (EMIFA). Figure 6-5 shows a functional block diagram of the PLL Input Clock.

Figure 6-5. PLL Input Clock

As shown in Figure 6-5, the PLL1 controller features a software-programmable PLL multiplier controller

(PLLM) and seven dividers (PREDIV, D1, D2, D3, D4, D5). The PLL1 controller uses the device input

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TMS320DM647 Datasheet(PDF) 65 Page - Texas Instruments

TMS320DM647 Datasheet(HTML) 65 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL