Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MC9RS08KB8CSG Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc

Part # MC9RS08KB8CSG
Description  MCU Block Diagram
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC9RS08KB8CSG Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc

Back Button MC9RS08KB8CSG Datasheet HTML 4Page - Freescale Semiconductor, Inc MC9RS08KB8CSG Datasheet HTML 5Page - Freescale Semiconductor, Inc MC9RS08KB8CSG Datasheet HTML 6Page - Freescale Semiconductor, Inc MC9RS08KB8CSG Datasheet HTML 7Page - Freescale Semiconductor, Inc MC9RS08KB8CSG Datasheet HTML 8Page - Freescale Semiconductor, Inc MC9RS08KB8CSG Datasheet HTML 9Page - Freescale Semiconductor, Inc MC9RS08KB8CSG Datasheet HTML 10Page - Freescale Semiconductor, Inc MC9RS08KB8CSG Datasheet HTML 11Page - Freescale Semiconductor, Inc MC9RS08KB8CSG Datasheet HTML 12Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 48 page
background image
MC9RS08KB12 Series MCU Data Sheet, Rev. 3
Electrical Characteristics
Freescale Semiconductor
8
For most applications, PI/O << Pint and can be neglected. An approximate relationship between PD and TJ
(if PI/O is neglected) is:
PD = K ÷ (TJ + 273°C)
Eqn. 2
Solving Equation 1 and Equation 2 for K gives:
K = PD × (TA + 273°C) + θJA× (PD)
2
Eqn. 3
where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring
PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by
solving Equation 1 and Equation 2 iteratively for any value of TA.
3.5
ESD Protection and Latch-Up Immunity
Although damage from electrostatic discharge (ESD) is much less common on these devices than on early
CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge.
Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels
of static without suffering any permanent damage.
During the device qualification ESD stresses were performed for the human body model (HBM) and the
charge device model (CDM).
A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device
specification. Complete DC parametric and functional testing is performed per the applicable device
specification at room temperature followed by hot temperature, unless specified otherwise in the device
specification.
Table 5. ESD and Latch-Up Test Conditions
Model
Description
Symbol
Value
Unit
Human
body
Series resistance
R1
1500
Ω
Storage capacitance
C
100
pF
Number of pulses per pin
—
1
—
Latch-up
Minimum input voltage limit
—
–2.5
V
Maximum input voltage limit
—
7.5
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com