PIC24F16KA101-ISLASHML datasheet(57/254 Pages) MICROCHIP

57 / 254 page

Preliminary

DS39927B-page 55

PIC24F16KA102 FAMILY

6.4.1.1

Data EEPROM Bulk Erase

To erase the entire data EEPROM (bulk erase), the

address registers do not need to be configured

because this operation affects the entire data

EEPROM. The following sequence helps in performing

bulk erase:

Configure NVMCON to Bulk Erase mode.

Clear NVMIF status bit and enable NVM

interrupt (optional).

Write the key sequence to NVMKEY.

Set the WR bit to begin erase cycle.

Either poll the WR bit or wait for the NVM

interrupt (NVMIF set).

A typical bulk erase sequence is provided in

Example 6-3.

6.4.2

SINGLE-WORD WRITE

To write a single word in the data EEPROM, the

following sequence must be followed:

Erase one data EEPROM word (as mentioned in

the

section)

PGMONLY

bit

(NVMCON<12>) is set to ‘1’.

Write the data word into the data EEPROM

latch.

Program the data word into the EEPROM:

- Configure the NVMCON register to program one

EEPROM word (NVMCON<5:0> = 0001xx).

- Clear NVMIF status bit and enable NVM

interrupt (optional).

- Write the key sequence to NVMKEY.

- Set the WR bit to begin erase cycle.

- Either poll the WR bit or wait for the NVM

interrupt (NVMIF set).

- To get cleared, wait until NVMIF is set.

A typical single-word write sequence is provided in

Example 6-4.

EXAMPLE 6-3:

DATA EEPROM BULK ERASE

EXAMPLE 6-4:

SINGLE-WORD WRITE TO DATA EEPROM

// Set up NVMCON to bulk erase the data EEPROM

NVMCON = 0x4050;

// Disable Interrupts For 5 Instructions

asm volatile (“disi #5”);

// Issue Unlock Sequence and Start Erase Cycle

__builtin_write_NVM();

int __attribute__ ((space(eedata))) eeData = 0x1234;

// Variable located in EEPROM

int newData;

// New data to write to EEPROM

unsigned int offset;

// Set up NVMCON to erase one word of data EEPROM

NVMCON = 0x4004;

// Set up a pointer to the EEPROM location to be erased

TBLPAG = __builtin_tblpage(&eeData);

// Initialize EE Data page pointer

offset = __builtin_tbloffset(&eeData);

// Initizlize lower word of address

__builtin_tblwtl(offset, newData);

// Write EEPROM data to write latch

asm volatile ("disi #5");

// Disable Interrupts For 5 Instructions

__builtin_write_NVM();

// Issue Unlock Sequence & Start Write Cycle

PIC24F16KA101-I/ML Datasheet(PDF) 57 Page - Microchip Technology

PIC24F16KA101-I/ML Datasheet(HTML) 57 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL