PIC18F4580-ESLASHML datasheet(195/490 Pages) MICROCHIP

195 / 490 page

DS39637D-page 195

PIC18F2480/2580/4480/4580

18.3.3

ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN

(SSPCON1<5>), must be set. To reset or reconfigure

SPI mode, clear the SSPEN bit, reinitialize the

SSPCON registers and then set the SSPEN bit. This

configures the SDI, SDO, SCK and SS pins as serial

port pins. For the pins to behave as the serial port func-

tion, some must have their data direction bits (in the

TRIS register) appropriately programmed as follows:

• SDI is automatically controlled by the SPI module

• SDO must have TRISC<5> bit cleared

• SCK (Master mode) must have TRISC<3> bit

cleared

• SCK (Slave mode) must have TRISC<3> bit set

•SS must have TRISF<7> bit set

Any serial port function that is not desired may be

overridden by programming the corresponding Data

Direction (TRIS) register to the opposite value.

18.3.4

TYPICAL CONNECTION

Figure 18-2 shows a typical connection between two

microcontrollers. The master controller (Processor 1)

initiates the data transfer by sending the SCK signal.

Data is shifted out of both shift registers on their pro-

grammed clock edge and latched on the opposite edge

of the clock. Both processors should be programmed to

the same Clock Polarity (CKP), then both controllers

would send and receive data at the same time.

Whether the data is meaningful (or dummy data)

depends on the application software. This leads to

three scenarios for data transmission:

• Master sends data – Slave sends dummy data

• Master sends data – Slave sends data

• Master sends dummy data – Slave sends data

FIGURE 18-2:

SPI MASTER/SLAVE CONNECTION

Note:

When the module is enabled and in

Master mode (CKE, SSPSTAT<6> = 1), a

small glitch of approximately half a TCY

may be seen on the SCK pin. To resolve

this, keep the SCK pin as an input while

setting SPEN. Then, configure the SCK

pin as an output (TRISC<3> = 0).

Serial Input Buffer

(SSPBUF)

Shift Register

(SSPSR)

MSb

LSb

SDO

SDI

PROCESSOR 1

SCK

SPI Master SSPM<3:0> = 00xxb

Serial Input Buffer

(SSPBUF)

Shift Register

(SSPSR)

LSb

MSb

SDI

SDO

PROCESSOR 2

SCK

SPI Slave SSPM<3:0> = 010xb

Serial Clock

PIC18F4580-E/ML Datasheet(PDF) 195 Page - Microchip Technology

PIC18F4580-E/ML Datasheet(HTML) 195 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL