DSP56F805 datasheet(52/56 Pages) FREESCALE

52 / 56 page

56F805 Technical Data, Rev. 16

Freescale Semiconductor

•

Because the processor’s output signals have fast rise and fall times, PCB trace lengths should be minimal.

•

Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance.

This is especially critical in systems with higher capacitive loads that could create higher transient currents

in the VDD and VSS circuits.

•

Take special care to minimize noise levels on the VREF, VDDA and VSSA pins.

•

Designs that utilize the TRST pin for JTAG port or OnCE module functionality (such as development or

debugging systems) should allow a means to assert TRST whenever RESET is asserted, as well as a means

to assert TRST independently of RESET. TRST must be asserted at power up for proper operation. Designs

that do not require debugging functionality, such as consumer products, TRST should be tied low.

•

TRST must be externally asserted even when the user relies on the internal power on reset for functional

test purposes.

•

Because the Flash memory is programmed through the JTAG/OnCE port, designers should provide an

interface to this port to allow in-circuit Flash programming.

DSP56F805 Datasheet(PDF) 52 Page - Freescale Semiconductor, Inc