PIC24FJ64GA datasheet(201/262 Pages) MICROCHIP

201 / 262 page

Preliminary

DS39881C-page 199

PIC24FJ64GA004 FAMILY

23.0 SPECIAL FEATURES

PIC24FJ64GA004 family devices include several

features intended to maximize application flexibility and

reliability, and minimize cost through elimination of

external components. These are:

• Flexible Configuration

• Watchdog Timer (WDT)

• Code Protection

• JTAG Boundary Scan Interface

• In-Circuit Serial Programming

• In-Circuit Emulation

23.1

Configuration Bits

The Configuration bits can be programmed (read as ‘0’),

or left unprogrammed (read as ‘1’), to select various

device configurations. These bits are mapped starting at

program memory location F80000h. A complete list is

shown in Table 23-1. A detailed explanation of the vari-

ous bit functions is provided in Register 23-1 through

Note that address F80000h is beyond the user program

memory space. In fact, it belongs to the configuration

memory space (800000h-FFFFFFh) which can only be

accessed using table reads and table writes.

23.1.1

CONSIDERATIONS FOR

CONFIGURING PIC24FJ64GA004

FAMILY DEVICES

In PIC24FJ64GA004 family devices, the configuration

bytes are implemented as volatile memory. This means

that configuration data must be programmed each time

the device is powered up. Configuration data is stored

in the two words at the top of the on-chip program

memory space, known as the Flash Configuration

Words. Their specific locations are shown in

Table 23-1. These are packed representations of the

actual device Configuration bits, whose actual

locations are distributed among five locations in config-

uration space. The configuration data is automatically

loaded from the Flash Configuration Words to the

proper Configuration registers during device Resets.

TABLE 23-1:

FLASH CONFIGURATION

WORD LOCATIONS FOR

PIC24FJ64GA004 FAMILY

DEVICES

When creating applications for these devices, users

should always specifically allocate the location of the

Flash Configuration Word for configuration data. This is

to make certain that program code is not stored in this

address when the code is compiled.

The Configuration bits are reloaded from the Flash

Configuration Word on any device Reset.

The upper byte of both Flash Configuration Words in

program memory should always be ‘1111 1111’. This

makes them appear to be NOP instructions in the

remote event that their locations are ever executed by

accident. Since Configuration bits are not implemented

in the corresponding locations, writing ‘1’s to these

locations has no effect on device operation.

Note:

This data sheet summarizes the features

of this group of PIC24F devices. It is not

intended to be a comprehensive reference

source. For more information, refer to the

following sections of the “PIC24F Family

Reference Manual”:

• Section 9. “Watchdog Timer (WDT)”

(DS39697)

• Section 32. “High-Level Device

Integration” (DS39719)

• Section 33. “Programming and

Diagnostics” (DS39716)

Note:

Configuration data is reloaded on all types

of device Resets.

Device

Configuration Word

Addresses

PIC24FJ16GA

002BFEh

002BFCh

PIC24FJ32GA

0057FEh

0057FCh

PIC24FJ48GA

0083FEh

0083FCh

PIC24FJ64GA

00ABFEh

00ABFCh

PIC24FJ64GA Datasheet(PDF) 201 Page - Microchip Technology

PIC24FJ64GA Datasheet(HTML) 201 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL