| Electronic Components Datasheet Search |
|
CDK8307BILP64 Datasheet(PDF) 6 Page - Cadeka Microcircuits LLC. |
|
|
|||||||||||||||||||||||||||||
CDK8307BILP64 Datasheet(HTML) 6 Page - Cadeka Microcircuits LLC. |
|
6 / 31 page ![]() ©2009 CADEKA Microcircuits LLC www.cadeka.com 6 Data Sheet Pin No. Pin Name Description 26 LCLKN LVDS bit clock, negative output 51, 54, 55, 56 NC Not connected 52 TP Test pin. Leave open (un-connected) or connect to GND. 53 VCM Common mode output pin, 0.5 AVDD 58 CLKP Positive differential input clock 59 CLKN Negative differential input clock. 60 OVDD Digital CMOS inputs supply voltage (1.7V to 3.6V) 61 CSN Chip select enable. Active low. 62 SDATA Serial data input 63 SCLK Serial clock input 64 RESETN Reset SPI interface Pin Assignments QFN (Continued) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |