| Electronic Components Datasheet Search |
|
MPC8377E Datasheet(PDF) 87 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8377E Datasheet(HTML) 87 Page - Freescale Semiconductor, Inc |
|
87 / 126 page ![]() MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4 Freescale Semiconductor 87 High-Speed Serial Interfaces (HSSI) occurs in the 1–15 MHz range. The source impedance of the clock driver should be 50 Ω to match the transmission line and reduce reflections which are a source of noise to the system. Table 71 describes some AC parameters common to PCI Express and SATA protocols. Figure 60. Differential Measurement Points for Rise and Fall Time Figure 61. Single-Ended Measurement Points for Rise and Fall Time Matching Table 71. SerDes Reference Clock Common AC Parameters At recommended operating conditions with XVDD_SRDS or XVDD_SRDS = 1.0 V ± 5%. Parameter Symbol Min Max Unit Notes Rising Edge Rate Rise Edge Rate 1.0 4.0 V/ns 2, 3 Falling Edge Rate Fall Edge Rate 1.0 4.0 V/ns 2, 3 Differential Input High Voltage VIH 200 — mV 2 Differential Input Low Voltage VIL — –200 mV 2 Rising edge rate (SDn_REF_CLK) to falling edge rate (SDn_REF_CLK) matching Rise-Fall Matching — 20 % 1, 4 Note: 1 Measurement taken from single ended waveform. 2 Measurement taken from differential waveform. 3 Measured from –200 mV to +200 mV on the differential waveform (derived from SDn_REF_CLK minus SDn_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 60. 4 Matching applies to rising edge rate for SDn_REF_CLK and falling edge rate for SDn_REF_CLK. It is measured using a 200 mV window centered on the median cross point where SDn_REF_CLK rising meets SDn_REF_CLK falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of SDn_REF_CLK should be compared to the Fall Edge Rate of SDn_REF_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 61. VIH = +200 mV 0.0 V VIL = –200 mV SDn_REF_CLK Minus SDn_REF_CLK Rise Edge Rate Fall Edge Rate TFALL TRISE SDn_REF_CLK VCROSS MEDIAN SDn_REF_CLK SDn_REF_CLK VCROSS MEDIAN SDn_REF_CLK VCROSS MEDIAN –100 mV VCROSS MEDIAN +100 mV |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |