Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

FXOS8700CQ Datasheet(PDF) 16 Page - Freescale Semiconductor, Inc

Part # FXOS8700CQ
Description  6-Axis Xtrinsic Sensor with Integrated
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

FXOS8700CQ Datasheet(HTML) 16 Page - Freescale Semiconductor, Inc

Back Button FXOS8700CQ Datasheet HTML 12Page - Freescale Semiconductor, Inc FXOS8700CQ Datasheet HTML 13Page - Freescale Semiconductor, Inc FXOS8700CQ Datasheet HTML 14Page - Freescale Semiconductor, Inc FXOS8700CQ Datasheet HTML 15Page - Freescale Semiconductor, Inc FXOS8700CQ Datasheet HTML 16Page - Freescale Semiconductor, Inc FXOS8700CQ Datasheet HTML 17Page - Freescale Semiconductor, Inc FXOS8700CQ Datasheet HTML 18Page - Freescale Semiconductor, Inc FXOS8700CQ Datasheet HTML 19Page - Freescale Semiconductor, Inc FXOS8700CQ Datasheet HTML 20Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 86 page
background image
Sensors
16
Freescale Semiconductor, Inc.
5.2
SPI Interface characteristics
SPI interface is a classical master/slave serial port. The FXOS8700CQ is always considered as the slave and thus is never
initiating the communication.
Table 10 and Figure 7 describe the timing requirements for the SPI system.
Figure 7. SPI Timing Diagram
5.2.1
General SPI operation
The CS_B pin is driven low at the start of a SPI transaction, held low for the duration of the transaction, and driven high after the
transaction is complete. During a transaction the master toggles the SPI clock (SCLK) and transmits data on the MOSI pin.
A write operation is initiated by transmitting a 1 for the R/W bit. Then the 8-bit register address, ADDR[7:0] is encoded in the first
and second serialized bytes. Data to be written starts in the third serialized byte. The order of the bits is as follows:
R/W,ADDR[6],ADDR[5],ADDR[4],ADDR[3],ADDR[2],ADDR[1],ADDR[0],
ADDR[7],X,X,X,X,X,X,X,
DATA[7],DATA[6],DATA[5],DATA[4],DATA[3],DATA[2],DATA[1],DATA[0].
Multiple bytes of DATA may be transmitted. The X indicates a bit that is ignored by the part. The register address is auto-
incremented so that the next clock edges will latch the data for the next register. When desired, the rising edge on CS_B stops
the SPI communication.
The FXOS8700CQ SPI configuration is as follows:
•
Polarity: rising/falling
•
Phase: sample/setup
•
Order: MSB first
Table 10. SPI timing
Function
Symbol
Min
Max
Unit
Operating Frequency
Of
—
1
MHz
SCLK Period
tSCLK
1000
—
ns
SCLK High time
tCLKH
500
—
ns
SCLK Low time
tCLKL
500
—
ns
CS_B lead time
tSCS
65
—
ns
CS_B lag time
tHCS
65
—
ns
MOSI data setup time
tSET
25
—
ns
MOSI data hold time
tHOLD
75
—
ns
MISO data valid (after SCLK low edge)
tDDLY
—
500
ns
Width CS High
tWCS
TBD
—
ns
CS_B
SCLK
MOSI
MISO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com