10XS3535 datasheet(21/45 Pages) FREESCALE

21 / 45 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

10XS3535

FUNCTIONAL DESCRIPTION

INTRODUCTION

FUNCTIONAL DESCRIPTION

INTRODUCTION

The 10XS3535 is designed for low-voltage automotive and

industrial lighting applications. Its five low RDS(ON) MOSFETs

(three 10 m

Ω and two 35 mΩ) can control the high sides of

five separate resistive loads (bulbs). Programming, control,

and diagnostics are accomplished using a 16-bit SPI

interface.

FUNCTIONAL PIN DESCRIPTION

SUPPLY VOLTAGE (VBAT)

The VBAT pin of the 10XS3535 is the power supply of the

device. In addition to its supply function, this tab contributes

to the thermal behavior of the device by conducting the heat

from the switching MOSFETs to the printed circuit board.

SUPPLY VOLTAGE (VCC)

This is an external voltage input pin used to supply the

digital portion of the circuit and the gate driver of the external

SMART MOSFET.

GROUND (GND)

This pin is the ground of the device.

CLOCK INPUT / WAKE-UP OUTPUT (CLOCK)

Ch.1

Ch.2

Ch.3

Ch.4

Total

0°

90°

180°

270°

0°

Ch.1

Ch.2

Ch.3

Ch.4

Total

0°

90°

180°

270°

0°

When the part is in Normal Mode (RST=1), the PWM

frequency and timing are generated from the rising edge of

clock input by the PWM module. The clock input frequency is

the selectable factor 27 = 128 or 28 = 256 of the PWM

frequency per output, depending PR bit value.

The OUT1:6 can be controlled in the range of 4% to 96%

with a resolution of 7 bits of duty cycle (bits D[6:0]).

The following table describes the PWM resolution.

The timing includes four programmable PWM switching

phases (0°, 90°, 180°, and 270°) to improve overall EMC

behavior of the light module.

The amplitude of the input current is divided by four while

the frequency is 4 times the original one. The two following

pictures illustrate this behavior.

The synchronization of the switching phases between

different IC is provided by an SPI command in combination

with the CS input. The bit in the SPI is called PWM sync

(initialization register).

In Normal mode, no PWM feature (100% duty cycle) is

provided in the following instances:

•with the following SPI configuration: D7:D0=FF.

•In case of clock input signal failure (out of fPWM), the

outputs state depends of D7 bit value (D7=1=ON) in

Normal mode.

In Fail mode, the ouputs state depend on IGN, FLASHER,

and FOG pins.

If RST=0, this pin reports the wake-up event for wake=1

when VBAT and VCC are in operational voltage range.

LIMP HOME INPUT (LIMP)

The Fail mode of the component can be activated by this

digital input port. The signal is “high active”, meaning the Fail

mode can be activated by a logic high signal at the input.

On/Off

(Bit D7)

Duty cycle (7 bits

resolution)

Output state

OFF

0000000

PWM (1/128 duty cycle)

0000001

PWM (2/128 duty cycle)

0000010

PWM (3/128 duty cycle)

1111111

fully ON

10XS3535 Datasheet(PDF) 21 Page - Freescale Semiconductor, Inc

10XS3535 Datasheet(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL