www.ti.com

RECOMMENDED OPERATING CONDITIONS

(1)

ELECTRICAL CHARACTERISTICS

SN74SSTV32852-EP

24-BIT TO 48-BIT REGISTERED BUFFER

WITH SSTL_2 INPUTS AND OUTPUTS

SCES700 – OCTOBER 2007

MIN

NOM

MAX

UNIT

Supply voltage

2.7

V

Output supply voltage

2.3

2.7

V

1.15

1.25

1.35

V

Termination voltage

V

Input voltage

0

VCC

V

AC high-level input voltage

Data inputs

V

AC low-level input voltage

Data inputs

V

DC high-level input voltage

Data inputs

V

DC low-level input voltage

Data inputs

V

High-level input voltage

RESET

1.7

V

Low-level input voltage

RESET

0.7

V

Common-mode input voltage range

CLK, CLK

0.97

1.53

V

Peak-to-peak input voltage

CLK, CLK

360

mV

High-level output current

–20

mA

Low-level output current

20

Operating free-air temperature

-40

85

°C

(1)

The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential

inputs must not be floating unless RESET is low. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs,

literature number SCBA004.

over operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

MAX

UNIT

2.3 V

–1.2

V

2.3 V to 2.7 V

V

2.3 V

1.95

2.3 V to 2.7 V

0.2

V

2.3 V

0.35

All inputs

2.7 V

±5

μA

Static standby

RESET = GND

10

μA

2.7 V

Static operating

35

mA

Dynamic operating –

μA/

CLK and CLK switching 50% duty

46

clock only

MHz

cycle

2.7 V

μA/

CLK and CLK switching 50% duty

Dynamic operating –

clock

cycle, one data input switching at

12

per each data input

MHz/

one-half clock frequency, 50% duty

D input

cycle

Output high

2.3 V to 2.7 V

7

20

Ω

Output low

2.3 V to 2.7 V

7

20

Ω

Data inputs

3

3.75

4.25

CLK, CLK

2.5 V

3

3.5

4

pF

RESET

3.5

4.35

5

(1)

4

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated

Product Folder Link(s): SN74SSTV32852-EP