Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST10F280 Datasheet(PDF) 222 Page - STMicroelectronics

Part # ST10F280
Description  16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F280 Datasheet(HTML) 222 Page - STMicroelectronics

Back Button ST10F280_12 Datasheet HTML 218Page - STMicroelectronics ST10F280_12 Datasheet HTML 219Page - STMicroelectronics ST10F280_12 Datasheet HTML 220Page - STMicroelectronics ST10F280_12 Datasheet HTML 221Page - STMicroelectronics ST10F280_12 Datasheet HTML 222Page - STMicroelectronics ST10F280_12 Datasheet HTML 223Page - STMicroelectronics ST10F280_12 Datasheet HTML 224Page - STMicroelectronics ST10F280_12 Datasheet HTML 225Page - STMicroelectronics ST10F280_12 Datasheet HTML 226Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 222 / 239 page
background image
Electrical characteristics
ST10F280
222/239
Doc ID 8673 Rev. 3
20.4.11
Demultiplexed bus
VDD = 5 V ± 10%, VSS = 0 V, TA = -40°C to 125°C, CL = 50 pF,
ALE cycle time = 4 TCL + 2tA + tC + tF (50 ns at 40 MHz CPU clock without wait states).
Table 49.
Demultiplexed bus characteristics
Symbol
Parameter
Maximum CPU Clock
= 40MHz
Variable CPU Clock
1/2 TCL = 1 to 40MHz
Min.
Max.
Min.
Max.
t5
CC ALE high time
4 + tA
–TCL - 8.5 + tA
–ns
t6
CC Address setup to ALE
2 + tA
–
TCL - 10.5 + tA
–ns
t80 CC
Address/Unlatched CS
setup to RD, WR (with
R/W-delay)
16.5 + 2tA
–
2 TCL - 8.5 +
2tA
–ns
t81 CC
Address/Unlatched CS
setup to RD, WR (no R/W-
delay)
4 + 2tA
–
TCL - 8.5 + 2tA
–ns
t12 CC
RD, WR low time (with
R/W-delay)
15.5 + tC
–
2 TCL - 9.5 +
tC
–ns
t13 CC
RD, WR low time (no R/W-
delay)
28 + tC
–
3 TCL - 9.5 +
tC
–ns
t14 SR
RD to valid data in (with
R/W-delay)
–6 + tC
–
2 TCL - 19 + tC ns
t15 SR
RD to valid data in (no
R/W-delay)
–
18.5 + tC
–
3 TCL - 19 + tC ns
t16 SR ALE low to valid data in
–
18.5 + tA +
tC
–
3 TCL - 19
+ tA + tC
ns
t17 SR
Address/Unlatched CS to
valid data in
–
22 + 2tA +
tC
–
4 TCL - 28
+ 2tA + tC
ns
t18 SR
Data hold after RD rising
edge
0–
0
–
ns
t20 SR
Data float after RD rising
edge (with R/W-delay) (1)(2)
–16.5 + tF
–
2 TCL - 8.5
+ tF + 2tA
1
ns
t21 SR
Data float after RD rising
edge (no R/W-delay) (1)(2)
–4 + tF
–
TCL - 8.5
+ tF + 2tA
1
ns
t22 CC Data valid to WR
10 + tC
–
2 TCL - 15 + tC
–ns
t24 CC Data hold after WR
4 + tF
–TCL - 8.5 + tF
–ns
t26 CC
ALE rising edge after RD,
WR
-10 + tF
–-10 + tF
–ns
t28 CC
Address/Unlatched CS
hold after RD, WR (3)
0 (no tF)
-5 + tF
(tF > 0)
–
0 (no tF)
-5 + tF
(tF > 0)
–ns
t28h CC
Address/Unlatched CS
hold after WRH
-5 + tF
–-5 + tF
–ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com