AD9761 datasheet(2/23 Pages) AD

2 / 23 page

–2–

REV. A

AD9761–SPECIFICATIONS

DC SPECIFICATIONS

Parameter

Min

Typ

Max

Units

RESOLUTION

Bits

DC ACCURACY1

Integral Linearity Error (INL)

TA = +25

°C

–1.75

±0.5

1.75

LSB

TMIN to TMAX

–2.75

±0.7

2.75

LSB

Differential Nonlinearity (DNL)

TA = +25

°C–1

±0.4

1.25

LSB

TMIN to TMAX

–1

±0.5

1.75

LSB

Monotonicity (10 Bit)

GUARANTEED OVER RATED SPECIFICATION TEMPERATURE RANGE

ANALOG OUTPUT

Offset Error

–0.05

±0.025

0.05

% of FSR

Offset Matching between DACs

–0.10

±0.05

0.10

% of FSR

Gain Error (without Internal Reference)

–5.5

±1.0

5.5

% of FSR

Gain Error (with Internal Reference)

–5.5

±1.0

5.5

% of FSR

Gain Matching between DACs

–1.0

±0.25

1.0

% of FSR

Full-Scale Output Current

Output Compliance Range

–1.0

1.25

Output Resistance

100

Ω

Output Capacitance

REFERENCE OUTPUT

Reference Voltage

1.14

1.20

1.26

Reference Output Current3

100

REFERENCE INPUT

Input Compliance Range

0.1

1.25

Reference Input Resistance

Ω

TEMPERATURE COEFFICIENTS

Unipolar Offset Drift

ppm/

°C

Gain Drift (without Internal Reference)

±50

ppm/

°C

Gain Drift (with Internal Reference)

±140

ppm/

°C

Gain Matching Drift (Between DACs)

±25

ppm/

°C

Reference Voltage Drift

±50

ppm/

°C

POWER SUPPLY

AVDD

Voltage Range

2.7

5.0

5.5

Analog Supply Current (IAVDD)26

DVDD

Voltage Range

2.7

5.0

5.5

Digital Supply Current at 5 V (IDVDD)

Digital Supply Current at 3 V (IDVDD)

Nominal Power Dissipation

AVDD and DVDD at 3 V

200

250

AVDD and DVDD at 5 V

500

650

Power Supply Rejection Ratio (PSRR)–AVDD

–0.25

0.25

% of FSR/V

Power Supply Rejection Ratio (PSRR)–DVDD

–0.02

0.02

% of FSR/V

OPERATING RANGE

–40

+85

°C

NOTES

1Measured at IOUTA and QOUTA, driving a virtual ground.

2Nominal full-scale current, I

OUTFS, is 16× the I REF current.

3Use an external amplifier to drive any external load.

4Measured at f

CLOCK = 40 MSPS and fOUT = 1 MHz.

5Measured as unbuffered voltage output into 50

Ω R

LOAD at IOUTA, IOUTB, QOUTA, and QOUTB, f CLOCK = 40 MSPS and fOUT = 8 MHz.

Specifications subject to change without notice.

(TMIN to TMAX, AVDD = +5 V, DVDD = +5 V, IOUTFS = 10 mA, unless otherwise noted)

AD9761 Datasheet(PDF) 2 Page - Analog Devices

AD9761 Datasheet(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Datasheet Download

Link URL