Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LAN9500AI Datasheet(PDF) 17 Page - SMSC Corporation

Part # LAN9500AI
Description  USB 2.0 to 10/100 Ethernet Controller Promiscuous mode
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9500AI Datasheet(HTML) 17 Page - SMSC Corporation

Back Button LAN9500AI Datasheet HTML 13Page - SMSC Corporation LAN9500AI Datasheet HTML 14Page - SMSC Corporation LAN9500AI Datasheet HTML 15Page - SMSC Corporation LAN9500AI Datasheet HTML 16Page - SMSC Corporation LAN9500AI Datasheet HTML 17Page - SMSC Corporation LAN9500AI Datasheet HTML 18Page - SMSC Corporation LAN9500AI Datasheet HTML 19Page - SMSC Corporation LAN9500AI Datasheet HTML 20Page - SMSC Corporation LAN9500AI Datasheet HTML 21Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 66 page
background image
USB 2.0 to 10/100 Ethernet Controller
Datasheet
SMSC LAN950x Family
17
Revision 1.1 (04-18-13)
DATASHEET
Note 3.2
Configuration strap values are latched on power-on reset and system reset. Configuration
straps are identified by an underlined symbol name. Signals that function as configuration
straps must be augmented with an external resistor when connected to a load.
1
EEPROM
Chip Select
EECS
O8
This pin drives the chip select output of the
external EEPROM.
Note:
The EECS output may tri-state briefly
during power-up. Some EEPROM
devices may be prone to false selection
during this time. When an EEPROM is
used, an external pull-down resistor is
recommended on this signal to prevent
false selection. Refer to your EEPROM
manufacturer’s datasheet for additional
information.
1
EEPROM
Clock
EECLK
O8
(PD)
This pin drives the EEPROM clock of the external
EEPROM.
Power Select
Configuration
Strap
PWR_SEL
IS
(PD)
Determines the default power setting when no
EEPROM is present.
0 = The device is bus powered.
1 = The device is self powered.
See Note 3.2 for more information on
configuration straps.
Table 3.3 JTAG Pins
NUM PINS
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION
1
JTAG Test
Port Reset
(Internal PHY
Mode)
nTRST
IS
(PU)
In internal PHY mode, this active-low pin
functions as the JTAG test port reset input.
Receive Data
0
(External
PHY Mode)
RXD0
IS
(PD)
In external PHY mode, this pin functions as the
receive data 0 input from the external PHY.
1
JTAG Test
Data Out
(Internal PHY
Mode)
TDO
O8
In internal PHY mode, this pin functions as the
JTAG data output.
PHY Reset
(External
PHY Mode)
nPHY_RST
O8
In external PHY mode, this active-low pin
functions as the PHY reset output.
Table 3.2 EEPROM Pins (continued)
NUM PINS
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com