MPC875CVR133 datasheet(52/84 Pages) FREESCALE

Part #	MPC875CVR133

Description	MPC875/MPC870 PowerQUICC??Hardware Specifications

PDF	84 Pages

Scroll/Zoom	100%

Manufacturer	FREESCALE [Freescale Semiconductor, Inc]

Direct Link	http://www.freescale.com

Logo

52 / 84 page

MPC875/MPC870 PowerQUICC™ Hardware Specifications, Rev. 4

Freescale Semiconductor

CPM Electrical Characteristics

Figure 48. SI Receive Timing Diagram with Normal Clocking (DSC = 0)

83a

L1RCLKB, L1TCLKB width high (DSC = 1)3

P + 10

—

L1CLKB edge to L1CLKOB valid (DSC = 1)

—

30.00

L1RQB valid before falling edge of L1TSYNCB4

1.00

—

L1TCLK

L1GRB setup time2

42.00

—

L1GRB hold time

42.00

—

L1CLKB edge to L1SYNCB valid (FSD = 00) CNT = 0000, BYT = 0,

DSC = 0)

—0.00

1 The ratio SYNCCLK/L1RCLKB must be greater than 2.5/1.

2 These specs are valid for IDL mode only.

3 Where P = 1/CLKOUT. Thus, for a 25-MHz CLKO1 rate, P = 40 ns.

4 These strobes and TxD on the first bit of the frame become valid after the L1CLKB edge or L1SYNCB, whichever comes later.

Table 21. SI Timing (continued)

Num

Characteristic

All Frequencies

Unit

Min

Max

L1RXDB

(Input)

L1RCLKB

(FE = 0, CE = 0)

(Input)

L1RCLKB

(FE = 1, CE = 1)

(Input)

L1RSYNCB

(Input)

L1ST(2–1)

(Output)

71a

RFSD=1

BIT0

MPC875CVR133 Datasheet(PDF) 52 Page - Freescale Semiconductor, Inc

MPC875CVR133 Datasheet(HTML) 52 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL