Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M68ICS08GR Datasheet(PDF) 264 Page - Freescale Semiconductor, Inc

Part # M68ICS08GR
Description  M68HC08 Microcontrollers
PDF  408 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68ICS08GR Datasheet(HTML) 264 Page - Freescale Semiconductor, Inc

Back Button M68ICS08GR Datasheet HTML 260Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 261Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 262Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 263Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 264Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 265Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 266Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 267Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 268Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 264 / 408 page
background image
Serial Communications Interface (SCI)
Technical Data
MC68HC908GR8 — Rev 4.0
264
Serial Communications Interface (SCI)
MOTOROLA
18.9.5 SCI Status Register 2
SCI status register 2 contains flags to signal the following conditions:
•
Break character detected
•
Incoming data
BKF — Break Flag Bit
This clearable, read-only bit is set when the SCI detects a break
character on the PE1/RxD pin. In SCS1, the FE and SCRF bits are
also set. In 9-bit character transmissions, the R8 bit in SCC3 is
cleared. BKF does not generate a CPU interrupt request. Clear BKF
by reading SCS2 with BKF set and then reading the SCDR. Once
cleared, BKF can become set again only after logic 1s again appear
on the PE1/RxD pin followed by another break character. Reset
clears the BKF bit.
1 = Break character detected
0 = No break character detected
RPF — Reception in Progress Flag Bit
This read-only bit is set when the receiver detects a logic 0 during the
RT1 time period of the start bit search. RPF does not generate an
interrupt request. RPF is reset after the receiver detects false start bits
(usually from noise or a baud rate mismatch) or when the receiver
detects an idle character. Polling RPF before disabling the SCI
module or entering stop mode can show whether a reception is in
progress.
1 = Reception in progress
0 = No reception in progress
Address:
$0017
Bit 7
654321
Bit 0
Read:
BKF
RPF
Write:
Reset:
00000000
= Unimplemented
Figure 18-14. SCI Status Register 2 (SCS2)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com