DSPIC33FJ12MC201TESS datasheet(105/304 Pages) MICROCHIP

105 / 304 page

DS70265E-page 105

dsPIC33FJ12MC201/202

8.1.3

PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can

optionally use an on-chip PLL to obtain higher speeds

of operation. The PLL provides significant flexibility in

selecting the device operating speed. A block diagram

of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as

‘FIN’, is divided down by a prescale factor (N1) of 2, 3,

... or 33 before being provided to the PLL’s Voltage

Controlled Oscillator (VCO). The input to the VCO must

be selected in the range of 0.8 MHz to 8 MHz. The

prescale

factor

‘N1’

selected

using

the

PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the

PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor ‘M,’

by which the input to the VCO is multiplied. This factor

must be selected such that the resulting VCO output

frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor

‘N2.’ This factor is selected using the PLLPOST<1:0>

bits (CLKDIV<7:6>). ‘N2’ can be either 2, 4, or 8, and

must be selected such that the PLL output frequency

(FOSC) is in the range of 12.5 MHz to 80 MHz, which

generates device operating speeds of 6.25 to 40 MIPS.

For output ‘FIN’ on a primary oscillator, or FRC oscilla-

tor, the PLL output ‘FOSC’ is given by Equation 8-2.

EQUATION 8-2:

FOSC CALCULATION

For example, suppose a 10 MHz crystal is being used

with the selected oscillator mode of XT with PLL.

• If PLLPRE<4:0> = 0, then N1 = 2. This yields a

VCO input of 10/2 = 5 MHz, which is within the

acceptable range of 0.8-8 MHz.

• If PLLDIV<8:0> = 0x1E, then

M = 32. This yields a VCO output of 5 x 32 = 160

MHz, which is within the 100-200 MHz ranged

needed.

• If PLLPOST<1:0> = 0, then N2 = 2. This provides

a Fosc of 160/2 = 80 MHz. The resultant device

operating speed is 80/2 = 40 MIPS.

EQUATION 8-3:

XT WITH PLL MODE

EXAMPLE

FIGURE 8-2:

dsPIC33FJ12MC201/202 PLL BLOCK DIAGRAM

FOSC

FIN

⋅

----------------------

⎝⎠

⎛⎞

⋅

FCY

FOSC

-------------

---

10000000

⋅

-------------------------------------

⎝⎠

⎛⎞

40 MIPS

0.8-8.0 MHz

Here(1)

100-200 MHz

Here(1)

Divide by

2, 4, 8

Divide by

2-513

Divide by

2-33

Source (Crystal, External Clock

PLLPRE

VCO

PLLDIV

PLLPOST

or Internal RC)

12.5-80 MHz

Here(1)

FOSC

Note 1:

This frequency range must be satisfied at all times.

FVCO

DSPIC33FJ12MC201TESS Datasheet(PDF) 105 Page - Microchip Technology

DSPIC33FJ12MC201TESS Datasheet(HTML) 105 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL