LPC81XM_13 datasheet(52/71 Pages) NXP

52 / 71 page

LPC81xM

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 29 July 2013

52 of 71

NXP Semiconductors

LPC81xM

32-bit ARM Cortex-M0+ microcontroller

12.7 USART interface

The maximum USART bit rate is 1.875 Mbit/s in asynchronous mode and 10 Mbit/s in

synchronous mode slave and master mode.

Remark: USART functions can be assigned to all digital pins. The characteristics are valid

for all digital pins except the open-drain pins PIO0_10 and PIO0_11.

[1]

Typical ratings are not guaranteed. The values listed are for room temperature (25

C), V

DD = 3.3 V, typical

samples.

[2]

Tcy(clk) = U_PCLK/BRGVAL. See the LPC800 User manual UM10601.

[3]

Capacitance on pin Un_SCLK CSCLK < 5 pF.

Table 18.

USART dynamic characteristics

Tamb = 40 C to 105 C; 1.8 V <= VDD <= 3.6 V. Simulated parameters sampled at the 50 % level of

the falling or rising edge; values guaranteed by design.

Symbol

Parameter

Conditions

Min

Max

Unit

Tcy(clk)

clock cycle time

[2]

100

USART master (in synchronous mode)[3]

tsu(D)

data input set-up

time

th(D)

data input hold time

tv(Q)

data output valid time

-8

th(Q)

data output hold time

-8

USART slave (in synchronous mode)

tsu(D)

data input set-up

time

th(D)

data input hold time

tv(Q)

data output valid time CL = 10 pF

th(Q)

data output hold time CL = 10 pF

Fig 32. USART timing

LPC81XM Datasheet(PDF) 52 Page - NXP Semiconductors

LPC81XM Datasheet(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL