AD5560JBCZ datasheet(45/68 Pages) AD

Part #	AD5560JBCZ

Description	1.2 A Programmable Device Power Supply

PDF	68 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

45 / 68 page

Data Sheet

AD5560

Rev. D | Page 45 of 68

If Bits[8:7] of the system control register (Address 0x1) are

high, then the CLEN and HW_INH operate as normal, and the

update waits until BUSY goes high (this way multiple channels

can still be synchronized by simply tying BUSY pins together).

As mentioned previously, the value of the x2 register is

calculated each time the user writes new data to the

corresponding x1 register. The calculation is performed by a

three stage process. The first two stages take 600 ns each, and

the third stage takes 300 ns. When the write to one of the x1

registers is complete, the calculation process begins. The user

is free to write to another register provided that the write

operation does not finish until the first stage calculation is

complete, that is, 600 ns after the completion of the first write

operation.

AD5560JBCZ Datasheet(PDF) 45 Page - Analog Devices