SC16C554BIB64 datasheet(21/58 Pages) NXP

21 / 58 page

SC16C554B_554DB

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 8 June 2010

21 of 58

NXP Semiconductors

SC16C554B/554DB

5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs

A single baud rate generator is provided for the transmitter and receiver, allowing

independent TX/RX channel control. The programmable Baud Rate Generator is capable

of accepting an input clock up to 80 MHz (for 3.3 V and 5 V operation), as required for

supporting a 5 Mbit/s data rate. The SC16C554B/554DB can be configured for internal or

external clock operation. For internal clock oscillator operation, an industry standard

microprocessor crystal (parallel resonant/22 pF to 33 pF load) is connected externally

between the XTAL1 and XTAL2 pins (see Figure 13). Alternatively, an external clock can

be connected to the XTAL1 pin to clock the internal baud rate generator for standard or

custom rates (see Table 8).

Programming the Baud Rate Generator registers DLM (MSB) and DLL (LSB) provides a

user capability for selecting the desired final baud rate.

Fig 13. Crystal oscillator connection

Table 8.

Baud rate generator programming table using a 7.3728 MHz clock

Output baud rate

(bit/s)

User 16

× clock divisor

DLM

program value

(hex)

DLL

program value

(hex)

Decimal

Hexadecimal

200

2304

900

1200

384

180

2400

192

4800

9600

19.2 k

38.4 k

76.8 k

153.6 k

230.4 k

460.8 k

002aaa870

47 pF

XTAL1

XTAL2

1.8432 MHz

22 pF

33 pF

XTAL1

XTAL2

1.5 k

1.8432 MHz

22 pF

SC16C554BIB64 Datasheet(PDF) 21 Page - NXP Semiconductors

SC16C554BIB64 Datasheet(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL