| Electronic Components Datasheet Search |
|
LNBH26PQR Datasheet(PDF) 26 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LNBH26PQR Datasheet(HTML) 26 Page - STMicroelectronics |
|
26 / 38 page ![]() I²C interface protocol LNBH26 26/38 Doc ID 022771 Rev 1 7.4 Status registers The STATUS 1, 2 registers can be addressed only in read mode and provide the diagnostic functions described in the following tables. N/A = Reserved bit. All bits reset to 0 at power-on. Table 11. STATUS 1 (Read register. Register address = 0X0) Bit Name CH Value Description Bit 0 (LSB) OLF-A A 1 VOUT pin overload protection has been triggered (IOUT > IMAX). Refer to Table 9 for the overload operation settings (ISET, PCL, TIMER bits). 0 No overload protection has been triggered to VOUT pin (IOUT < IMAX). Bit 1 OLF-B B 1 VOUT pin overload protection has been triggered (IOUT > IMAX). Refer to Table 9 for the overload operation settings (ISET, PCL, TIMER bits). 0 No overload protection has been triggered to VOUT pin (IOUT < IMAX). Bit 2 VMON-A A 1 Output voltage (VOUT pin) lower than VMON specification thresholds. Refer to Table 17. 0 Output voltage (VOUT pin) is within the VMON specifications. Bit 3 VMON-B B 1 Output voltage (VOUT pin) lower than VMON specification thresholds. Refer to Table 17. 0 Output voltage (VOUT pin) is within the VMON specifications. Bit 4 PDO-A A 1 Overcurrent detected on output pull-down stage for a time longer than the deglitch period. This may happen due to an external voltage source present on the LNB output (VOUT pin). 0 No overcurrent detected on output pull-down stage. Bit 5 PDO-B B 1 Overcurrent detected on output pull-down stage for a time longer than the deglitch period. This may happen due to an external voltage source present on the LNB output (VOUT pin). 0 No overcurrent detected on output pull-down stage. Bit 6 OTF A/B 1 Junction overtemperature is detected, TJ > 150 °C (typ.). See also the THERM bit setting in Table 10. 0 Junction overtemperature not detected, TJ <135 °C (typ.). TJ is below thermal protection threshold. Bit 7 (MSB) PNG A/B 1 Input voltage (VCC pin) lower than LPD minimum thresholds. Refer to Table 13. 0 Input voltage (VCC pin) higher than LPD thresholds. Refer to Table 13. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |