PIC18F4550ESOSQTP datasheet(231/438 Pages) MICROCHIP

Part #	PIC18F4550ESOSQTP

Description	28/40/44-Pin, High-Performance, Enhanced Flash, USB Microcontrollerswith nanoWatt Technology

PDF	438 Pages

Scroll/Zoom	100%

Manufacturer	MICROCHIP [Microchip Technology]

Direct Link	http://www.microchip.com

Logo

231 / 438 page

DS39632E-page 229

PIC18F2455/2550/4455/4550

19.4.7.1

Clock Arbitration

Clock arbitration occurs when the master, during any

receive, transmit or Repeated Start/Stop condition,

deasserts the SCL pin (SCL allowed to float high).

When the SCL pin is allowed to float high, the Baud

Rate Generator (BRG) is suspended from counting

until the SCL pin is actually sampled high. When the

SCL pin is sampled high, the Baud Rate Generator is

reloaded with the contents of SSPADD<6:0> and

begins counting. This ensures that the SCL high time

will always be at least one BRG rollover count in the

event that the clock is held low by an external device

(Figure 19-20).

FIGURE 19-20:

BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION

SDA

SCL

SCL deasserted but slave holds

DX – 1

BRG

SCL is sampled high, reload takes

place and BRG starts its count

03h

02h

01h

00h (hold off)

03h

02h

Reload

BRG

Value

SCL low (clock arbitration)

SCL allowed to transition high

BRG decrements on

Q2 and Q4 cycles

PIC18F4550ESOSQTP Datasheet(PDF) 231 Page - Microchip Technology