PIC10LF322T-EMCSQTP datasheet(115/210 Pages) MICROCHIP

115 / 210 page

 2011 Microchip Technology Inc.

Preliminary

DS41585A-page 115

PIC10(L)F320/322

19.1.3

LOGIC FUNCTION

There are eight available logic functions including:

• AND-OR

•OR-XOR

•AND

• S-R Latch

• D Flip-Flop with Set and Reset

• D Flip-Flop with Reset

• J-K Flip-Flop with Reset

• Transparent Latch with Set and Reset

Logic functions are shown in Figure 19-3. Each logic

function has four inputs and one output. The four inputs

are the four data gate outputs of the previous stage. The

output is fed to the inversion stage and from there to other

peripherals, an output pin, and back to the CLCx itself.

19.1.4

OUTPUT POLARITY

The last stage in the configurable logic cell is the output

polarity. Setting the LCxPOL bit of the CLCxCON reg-

ister inverts the output signal from the logic stage.

Changing the polarity while the interrupts are enabled

will cause an interrupt for the resulting output transition.

19.1.5

CLCX SETUP STEPS

The following steps should be followed when setting up

the CLCx:

• Disable CLCx by clearing the LCxEN bit.

• Select desired inputs using CLCxSEL0 and

CLCxSEL1 registers (See Table 19-1).

• Clear any associated ANSEL bits.

• Set all TRIS bits associated with inputs.

• Clear all TRIS bits associated with outputs.

• Enable the chosen inputs through the four gates

using CLCxGLS0, CLCxGLS1, CLCxGLS2, and

CLCxGLS3 registers.

• Select the gate output polarities with the

LCxPOLy bits of the CLCxPOL register.

• Select the desired logic function with the

LCxMODE<2:0> bits of the CLCxCON register.

• Select the desired polarity of the logic output with

the LCxPOL bit of the CLCxPOL register. (This

step may be combined with the previous gate out-

put polarity step).

• If driving the CLCx pin, set the LCxOE bit of the

CLCxCON register and also clear the TRIS bit

corresponding to that output.

• If interrupts are desired, configure the following

bits:

- Set the LCxINTP bit in the CLCxCON register

for rising event.

- Set the LCxINTN bit in the CLCxCON

- Set the CLCxIE bit of the associated PIE

registers.

- Set the GIE and PEIE bits of the INTCON

• Enable the CLCx by setting the LCxEN bit of the

CLCxCON register.

PIC10LF322T-EMCSQTP Datasheet(PDF) 115 Page - Microchip Technology

PIC10LF322T-EMCSQTP Datasheet(HTML) 115 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL