AM79C978VCSLASHW datasheet(85/261 Pages) AMD

85 / 261 page

Am79C978

n BCR40

PCI DATA Register 3 (DATA3)

Alias Register

n BCR41

PCI DATA Register 4 (DATA4)

Alias Register

n BCR42

PCI DATA Register 5 (DATA5)

Alias Register

n BCR43

PCI DATA Register 6 (DATA6)

Alias Register

n BCR44

PCI DATA Register 7 (DATA7)

Alias Register

n BCR45

OnNow Pattern Matching

n BCR46

OnNow Pattern Matching

n BCR47

OnNow Pattern Matching

n BCR48

LED4 Status

n BCR49

PHY Select

n CRS12

Physical Address Register 0

n CRS13

Physical Address Register 1

n CRS14

Physical Address Register 2

n CSR116

OnNow Miscellaneous

If PREAD (BCR19, bit 14) and PVALID (BCR19, bit 15)

are cleared to 0, then the EEPROM read has experi-

enced a failure and the contents of the EEPROM pro-

grammable BCR register will be set to default

H_RESET values. The content of the Address PROM

locations, however, will not be cleared.

EEPROM MAP

The automatic EEPROM read operation will access 41

words (i.e., 82 bytes) of the EEPROM. The format of

the EEPROM contents is shown in Table 16, beginning

with the byte that resides at the lowest EEPROM ad-

dress.

Note: The first bit out of any word location in the EE-

PROM is treated as the MSB of the register being pro-

grammed. For example, the first bit out of EEPROM

word location 09h will be written into BCR4, bit 15; the

second bit out of EEPROM word location 09h will be

written into BCR4, bit 14, etc.

There are two checksum locations within the EE-

PROM. The first checksum will be used by AMD driver

software to verify that the ISO 8802-3 (IEEE/ANSI

802.3) station address has not been corrupted. The

value of bytes 0Ch and 0Dh should match the sum of

bytes 00h through 0Bh and 0Eh and 0Fh. The second

checksum location (byte 51h) is not a checksum total,

but is, instead, a checksum adjustment. The value of

this byte should be such that the total checksum for the

entire 82 bytes of EEPROM data equals the value FFh.

The checksum adjust byte is needed by the controller

in order to verify that the EEPROM content has not

been corrupted.

LED Support

The controller can support up to five LEDs. LED out-

puts LED0, LED1, LED2, LED3, and LED4 allow for di-

rect connection of an LED and its supporting pull-up

device.

In applications that want to use the pin to drive an LED

and also have an EEPROM, it might be necessary to

buffer the LED3 circuit from the EEPROM connection.

When an LED circuit is directly connected to the

EEDO/LED3 pin, then it is not possible for most EE-

PROM devices to sink enough IOL to maintain a valid

low level on the EEDO input to the controller. Use of

buffering can be avoided if a low power LED is used.

Each LED can be programmed through a BCR register

to indicate one or more of the following network status

or activities: Collision Status, Full-Duplex Link Status,

Half-Duplex Link Status, Receive Match, Receive Sta-

tus, Magic Packet, Disable Transceiver, Transmit Sta-

tus, Power, and Speed.

AM79C978VC/W Datasheet(PDF) 85 Page - Advanced Micro Devices

AM79C978VC/W Datasheet(HTML) 85 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL