PIC18F4550ESOSQTP datasheet(203/430 Pages) MICROCHIP

203 / 430 page

Preliminary

DS39632D-page 201

PIC18F2455/2550/4455/4550

19.3.8

OPERATION IN POWER-MANAGED

MODES

In SPI Master mode, module clocks may be operating

at a different speed than when in full power mode; in

the case of the Sleep mode, all clocks are halted.

In most idle modes, a clock is provided to the peripher-

als. That clock should be from the primary clock

source, the secondary clock (Timer1 oscillator) or the

INTOSC source. See Section 2.4 “Clock Sources

and Oscillator Switching” for additional information.

In most cases, the speed that the master clocks SPI

data is not important; however, this should be

evaluated for each system.

If MSSP interrupts are enabled, they can wake the con-

troller from Sleep mode or one of the Idle modes when

the master completes sending data. If an exit from

Sleep or Idle mode is not desired, MSSP interrupts

should be disabled.

If the Sleep mode is selected, all module clocks are

halted and the transmission/reception will remain in

that state until the devices wakes. After the device

returns to Run mode, the module will resume

transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift

allows the device to be placed in any power-managed

mode and data to be shifted into the SPI Transmit/

Receive Shift register. When all eight bits have been

received, the MSSP interrupt flag bit will be set and if

enabled, will wake the device.

19.3.9

EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the

current transfer.

19.3.10

BUS MODE COMPATIBILITY

Table 19-1 shows the compatibility between the

standard SPI modes and the states of the CKP and

CKE control bits.

TABLE 19-1:

SPI BUS MODES

There is also an SMP bit which controls when the data

is sampled.

TABLE 19-2:

REGISTERS ASSOCIATED WITH SPI OPERATION

Standard SPI Mode

Terminology

Control Bits State

CKP

CKE

0, 0

0, 1

1, 0

1, 1

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reset

Values

on page

INTCON

GIE/GIEH PEIE/GIEL

TMR0IE

INT0IE

RBIE

TMR0IF

INT0IF

RBIF

PIR1

SPPIF(1)

ADIF

RCIF

TXIF

SSPIF

CCP1IF

TMR2IF

TMR1IF

PIE1

SPPIE(1)

ADIE

RCIE

TXIE

SSPIE

CCP1IE

TMR2IE

TMR1IE

IPR1

SPPIP(1)

ADIP

RCIP

TXIP

SSPIP

CCP1IP

TMR2IP

TMR1IP

TRISA

—

TRISA6(2)

TRISA5

TRISA4

TRISA3

TRISA2

TRISA1

TRISA0

TRISB

TRISB7

TRISB6

TRISB5

TRISB4

TRISB3

TRISB2

TRISB1

TRISB0

TRISC

TRISC7

TRISC6

—

TRISC2

TRISC1

TRISC0

SSPBUF

Synchronous Serial Port Receive Buffer/Transmit Register

SSPCON1

WCOL

SSPOV

SSPEN

CKP

SSPM3

SSPM2

SSPM1

SSPM0

SSPSTAT

SMP

CKE

D/A

R/W

Legend: — = unimplemented, read as ‘0’. Shaded cells are not used by the MSSP in SPI mode.

Note 1:

These bits are unimplemented in 28-pin devices; always maintain these bits clear.

RA6 is configured as a port pin based on various primary oscillator modes. When the port pin is disabled,

all of the associated bits read ‘0’.

PIC18F4550ESOSQTP Datasheet(PDF) 203 Page - Microchip Technology

PIC18F4550ESOSQTP Datasheet(HTML) 203 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL