Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F4550ESOSQTP Datasheet(PDF) 391 Page - Microchip Technology

Part # PIC18F4550ESOSQTP
Description  28/40/44-Pin, High-Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology
PDF  430 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4550ESOSQTP Datasheet(HTML) 391 Page - Microchip Technology

Back Button PIC18F4550ESOSQTP Datasheet HTML 387Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 388Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 389Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 390Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 391Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 392Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 393Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 394Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 395Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 391 / 430 page
background image
© 2007 Microchip Technology Inc.
Preliminary
DS39632D-page 389
PIC18F2455/2550/4455/4550
FIGURE 28-14:
EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)
TABLE 28-18: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)
Param
No.
Symbol
Characteristic
Min
Max Units Conditions
70
TssL2scH,
TssL2scL
SS
↓ to SCK ↓ or SCK ↑ Input
TCY
—ns
71
TscH
SCK Input High Time
(Slave mode)
Continuous
1.25 TCY + 30
—
ns
71A
Single Byte
40
—
ns
(Note 1)
72
TscL
SCK Input Low Time
(Slave mode)
Continuous
1.25 TCY + 30
—
ns
72A
Single Byte
40
—
ns
(Note 1)
73A
Tb2b
Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 1.5 TCY + 40
—
ns
(Note 2)
74
TscH2diL,
TscL2diL
Hold Time of SDI Data Input to SCK Edge
100
—
ns
75
TdoR
SDO Data Output Rise Time
PIC18FXXXX
—
25
ns
PIC18LFXXXX
—
45
ns
VDD = 2.0V
76
TdoF
SDO Data Output Fall Time
—
25
ns
77
TssH2doZ SS
↑ to SDO Output High-Impedance
10
50
ns
78
TscR
SCK Output Rise Time
(Master mode)
PIC18FXXXX
—
25
ns
PIC18LFXXXX
—
45
ns
VDD = 2.0V
79
TscF
SCK Output Fall Time (Master mode)
—
25
ns
80
TscH2doV,
TscL2doV
SDO Data Output Valid after SCK
Edge
PIC18FXXXX
—
50
ns
PIC18LFXXXX
—
100
ns
VDD = 2.0V
82
TssL2doV
SDO Data Output Valid after SS
↓
Edge
PIC18FXXXX
—
50
ns
PIC18LFXXXX
—
100
ns
VDD = 2.0V
83
TscH2ssH,
TscL2ssH
SS
↑ after SCK Edge
1.5 TCY + 40
—
ns
Note 1:
Requires the use of Parameter 73A.
2:
Only if Parameter 71A and 72A are used.
SS
SCK
(CKP = 0)
SCK
(CKP = 1)
SDO
SDI
70
71
72
82
SDI
74
75, 76
MSb
bit 6 - - - - - -1
LSb
77
MSb In
bit 6 - - - -1
LSb In
80
83
Note:
Refer to Figure 28-4 for load conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com