Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC18F4550ESOSQTP Datasheet(PDF) 400 Page - Microchip Technology

Part # PIC18F4550ESOSQTP
Description  28/40/44-Pin, High-Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology
PDF  430 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4550ESOSQTP Datasheet(HTML) 400 Page - Microchip Technology

Back Button PIC18F4550ESOSQTP Datasheet HTML 396Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 397Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 398Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 399Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 400Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 401Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 402Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 403Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 404Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 400 / 430 page
background image
PIC18F2455/2550/4455/4550
DS39632D-page 398
Preliminary
© 2007 Microchip Technology Inc.
TABLE 28-29: A/D CONVERSION REQUIREMENTS
Param
No.
Symbol
Characteristic
Min
Max
Units
Conditions
130
TAD
A/D Clock Period
PIC18FXXXX
0.7
25.0(1)
μsTOSC based, VREF ≥ 3.0V
PIC18LFXXXX
1.4
25.0(1)
μsVDD = 2.0V,
TOSC based, VREF full range
PIC18FXXXX
TBD
1
μs
A/D RC mode
PIC18LFXXXX
TBD
3
μsVDD = 2.0V,
A/D RC mode
131
TCNV
Conversion Time
(not including acquisition time)(2)
11
12
TAD
132
TACQ
Acquisition Time(3)
1.4
TBD
—
—
μs
μs
-40
°C to +85°C
0
°C ≤ to ≤ +85°C
135
TSWC
Switching Time from Convert
→ Sample
—
(Note 4)
137
TDIS
Discharge Time
0.2
—
μs
Legend: TBD = To Be Determined
Note 1:
The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.
2:
ADRES registers may be read on the following TCY cycle.
3:
The time for the holding capacitor to acquire the “New” input voltage when the voltage changes full scale
after the conversion (VDD to VSS or VSS to VDD). The source impedance (RS) on the input channels is 50
Ω.
4:
On the following cycle of the device clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com