Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

JS28F640P33TF70 Datasheet(PDF) 43 Page - Numonyx B.V

Part # JS28F640P33TF70
Description  Numonyx짰 P33-65nm Flash Memory
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

JS28F640P33TF70 Datasheet(HTML) 43 Page - Numonyx B.V

Back Button JS28F640P33TF70 Datasheet HTML 39Page - Numonyx B.V JS28F640P33TF70 Datasheet HTML 40Page - Numonyx B.V JS28F640P33TF70 Datasheet HTML 41Page - Numonyx B.V JS28F640P33TF70 Datasheet HTML 42Page - Numonyx B.V JS28F640P33TF70 Datasheet HTML 43Page - Numonyx B.V JS28F640P33TF70 Datasheet HTML 44Page - Numonyx B.V JS28F640P33TF70 Datasheet HTML 45Page - Numonyx B.V JS28F640P33TF70 Datasheet HTML 46Page - Numonyx B.V JS28F640P33TF70 Datasheet HTML 47Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 88 page
background image
Datasheet
Jul 2011
43
Order Number:208034-04
P33-65nm SBC
12.0
Power and Reset Specifications
12.1
Power-Up and Power-Down
Power supply sequencing is not required if VPP is connected to VCC or VCCQ. Otherwise
VCC and VCCQ should attain their minimum operating voltage before applying VPP.
Power supply transitions should only occur when RST# is low. This protects the device
from accidental programming or erasure during power transitions.
12.2
Reset Specifications
Asserting RST# during a system reset is important with automated program/erase
devices because systems typically expect to read from flash memory when coming out
of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization
may not occur. This is because the flash memory may be providing status information,
instead of array data as expected. Connect RST# to the same active low reset signal
used for CPU initialization.
Also, because the device is disabled when RST# is asserted, it ignores its control inputs
during power-up/down. Invalid bus conditions are masked, providing a level of memory
protection.
Table 17: Power and Reset
Num
Symbol
Parameter
Min
Max
Unit
Notes
P1
tPLPH
RST# pulse width low
100
-
ns
1,2,3,4
P2
tPLRH
RST# low to device reset during erase
-
25
µs
1,3,4,7
RST# low to device reset during program
-
25
1,3,4,7
P3
tVCCPH
VCC Power valid to RST# de-assertion (high)
60
-
1,4,5,6
Notes:
1.
These specifications are valid for all device versions (packages and speeds).
2.
The device may reset if tPLPH is < tPLPH Min, but this is not guaranteed.
3.
Not applicable if RST# is tied to VCC.
4.
Sampled, but not 100% tested.
5.
When RST# is tied to the VCC supply, device will not be ready until tVCCPH after VCC ≥ VCCMIN.
6.
When RST# is tied to the VCCQ supply, device will not be ready until tVCCPH after VCC ≥ VCCMIN.
7.
Reset completes within tPLPH if RST# is asserted while no erase or program operation is executing.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com