AS3665 datasheet(41/78 Pages) AMSCO

41 / 78 page

www.austriamicrosystems.com

Revision 1.0.2

40 - 77

AS3665

Datasheet, Confidential - D e ta i l e d D e s c r i p t i o n I

2C mode Serial Data Bus

I2C mode Serial Data Bus

The AS3665 supports the I

2C bus protocol. A device that sends data onto the bus is defined as a transmitter and a

device receiving data as a receiver. The device that controls the message is called a master. The devices that are

controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls the

bus access, and generates the START and STOP conditions must control the bus. The AS3665 operates as a slave on

the I

2C bus. Within the bus specifications a standard mode (100kHz maximum clock rate) and a fast mode (400kHz

maximum clock rate) are defined. The AS3665 works in both modes. Connections to the bus are made through the

open-drain I/O lines SDA and SCL.

2C Address selection

The slave address can be selected depending on the external resistor RADDR connected to the pin ADDR. The actual

address for reading and writing is selected according to Table 53.

The following bus protocol has been defined (Figure 21):

Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line

while the clock line is HIGH are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy

Both data and clock lines remain HIGH.

Start Data Transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

Stop Data Transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of

the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal.

There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes

transferred between START and STOP conditions are not limited, and are determined by the master device. The

information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Table 53. I

2C Address Selection

RADDR

2C Address1 for

1. This I

2C address has 8 bits and includes the R/W flag (LSB). If a 7 bits address is required, use the 7 MSBs.

Writing

Reading

> 320k

Ω (leave RADDR open)

80h

81h

320k

82h

83h

160k

84h

85h

80k

86h

87h

40k

88h

89h

20k

8Ah

8Bh

10k

8Ch

8Dh

Ω (short to GND)

8Eh

8Fh

AS3665 Datasheet(PDF) 41 Page - ams AG

AS3665 Datasheet(HTML) 41 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL