Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AS3658F-BCTP Datasheet(PDF) 92 Page - ams AG

Part # AS3658F-BCTP
Description  Power and Audio Management Unit for Portable Devices
PDF  158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3658F-BCTP Datasheet(HTML) 92 Page - ams AG

Back Button AS3658F-BCTP Datasheet HTML 88Page - ams AG AS3658F-BCTP Datasheet HTML 89Page - ams AG AS3658F-BCTP Datasheet HTML 90Page - ams AG AS3658F-BCTP Datasheet HTML 91Page - ams AG AS3658F-BCTP Datasheet HTML 92Page - ams AG AS3658F-BCTP Datasheet HTML 93Page - ams AG AS3658F-BCTP Datasheet HTML 94Page - ams AG AS3658F-BCTP Datasheet HTML 95Page - ams AG AS3658F-BCTP Datasheet HTML 96Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 158 page
background image
www.austriamicrosystems.com
Revision 1v13
91 - 157
AS3658
Data Sheet Confidential - Detail ed Descri ption- Audio Functi ons
9.4
ADC, DAC and Digital Audio Input
9.4.1 General
Digital audio data can be fed into the AS3658 via the I2S interface This input data is used by the 18-bit DAC to
generate the analog audio signal.
The stage is set to mute by default; If the DAC input is not enabled.
9.4.2 Signal Description
The digital audio interface uses the standard I2S format:
Left justified
MSB first
One additional leading bit
MCLK has to have a fixed ratio of 128 or 256 to LRCLK. With a LRCLK equal to 16, 32, 44.1 or 48kHz, the MCLK can
be generated by the on-chip PLL (do not use the internal PLL if there is jitter on the LRCLK1 or 2). For lower sample
rates the bit pll_mode has to be set (for sample rates between 8kHz and 12kHz).
The high going edge of MCLK has to have timing separation from LRCLK edges. If the clock generation is so that
LRCLK edges are at the same time as MCLK high going edges, the MCLK can be inverted to guarantee a proper DAC
function.
This audio input interfaces uses an I2S synchronizer to be able to handle audio sample length of 24bits or less.
5,4
ibr_hph<1:0>
0
R/W
Bias current reduction settings for headphone output
00
0%
01
17%
10
34%
11
50%
6
I2S_select
0
R/W
0
Select I2S_1 input
1
Select I2S_2 input
7
I2S_mclk_en
0
R/W
0
Generation of the master clock by the internal PLL
1
Use Pin MCLK_1, MCLK_2 as masterclock input
Table 90. AudioSet2Register
Addr:75
Audio Set2
These bits control the Audio functions
Bit
Bit Name
Default Access
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com