 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
QT2032PRKCB Datasheet(PDF) 21 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
QT2032PRKCB Datasheet(HTML) 21 Page - Applied Micro Circuits Corporation |
|
|
21 / 220 page  Revision 5.11 AppliedMicro - Confidential & Proprietary 21 QT2022/32 - Data Sheet: DS3051 5 Datapath Description This section describes the functional blocks of the QT2022/32. These are illustrated in Figure 2. Figure 2: QT2022/32 Functional Block Diagram 5.1 Transmit Path 5.1.1 XAUI CDR and Demultiplexer At the transmitter XAUI interface, clock and data are recovered for each of the four 3.125Gb/s input lanes. The dif- ferential receivers used at this interface have 100 Ω differential input impedance and are intended to be AC coupled or 1.2V CML DC coupled. The data on each channel is then demultiplexed/deserialized before being passed to the next block. A clock is recovered for each lane. Each lane outputs a status bit, xtxlock<3:0>, which is high when the CDR circuit is in lock. A phase-adjust FIFO aligns the four lanes using the Lane 1 recovered clock. 5.1.2 XAUI Code Synchronization The XAUI interface demultiplexer has no prior knowledge of code word boundaries and must determine where each 8B/10B character starts and ends. To achieve this, the code synchronization block searches the data stream for the unique comma character, /K/, in order to determine the 10 bit code word boundaries for each lane. The delimited code words are passed to the Frame Deskew block. The code synchronization status is displayed in Reg- ister bits 4.18h.3:0. The comma characters, /K/, are found in the XAUI data stream in the IPG between packets. TXOUT TxXAUI0 CDR Driver RXIN Output 10b/8b Decoder Gearbox Align TxXAUI1 TxXAUI2 3.125 Gb/s TxXAUI3 Scrambler RxXAUI0 DRV 66b/64b Decoder Rate Adjust Frame RxXAUI1 RxXAUI2 RxXAUI3 Sync limiting PMA system loopback PMA network loopback PCS loopback AMCC XGXS loopback XGXS loopback network system AMCC WIS WIS WIS loopback TX 8b/10b Encoder CDR CDR CDR DRV DRV DRV De- scrambler 64b/66b Encoder Rate Adjust Phase Adjust & Demux CDR RX Code MDIO Control Interface MDIO MDC EEPROM / DOM Interface EEPROM_SDA EEPROM_SCL EEPROM_PROT Sync Code Sync Code Sync Code Sync amp RXPLLOUT freq mon sync_err LOS detector LOSOUTB Demux TXPLLOUT clock generator EREFCLK SREFCLK VXCOI Mux (QT2032 only) (QT2032 only) (QT2032 only) (QT2032 only) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
