Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

W9812G2KB Datasheet(PDF) 3 Page - Winbond

Part # W9812G2KB
Description  1M X 4 BANKS X 32 BITS SDRAM
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9812G2KB Datasheet(HTML) 3 Page - Winbond

  W9812G2KB Datasheet HTML 1Page - Winbond W9812G2KB Datasheet HTML 2Page - Winbond W9812G2KB Datasheet HTML 3Page - Winbond W9812G2KB Datasheet HTML 4Page - Winbond W9812G2KB Datasheet HTML 5Page - Winbond W9812G2KB Datasheet HTML 6Page - Winbond W9812G2KB Datasheet HTML 7Page - Winbond W9812G2KB Datasheet HTML 8Page - Winbond W9812G2KB Datasheet HTML 9Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 43 page
background image
W9812G2KB
Publication Release Date: Jun. 20, 2014
- 3 -
Revision: A01
1.
GENERAL DESCRIPTION
W9812G2KB is a high-speed synchronous dynamic random access memory (SDRAM), organized as
1M words
 4 banks  32 bits. W9812G2KB delivers a data bandwidth of up to 166M words per
second. To fully comply with the personal computer industrial standard, W9812G2KB is sorted into
two grade parts: -6 and -6I. The -6 and-6I grade parts are compliant to the 166MHz/CL3 specification
(the -6I industrial grade which is guaranteed to support -40°C
≤ TA ≤ 85°C).
Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be
accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE
command. Column addresses are automatically generated by the SDRAM internal counter in burst
operation. Random column read is also possible by providing its address at each clock cycle.
The multiple bank nature enables interleaving among internal banks to hide the precharging time.By
having a programmable Mode Register, the system can change burst length, latency cycle, interleave
or sequential burst to maximize its performance. W9812G2KB is ideal for main memory in high
performance applications.
2.
FEATURES
3.3V ± 0.3V power supply
1,048,576 words
 4 banks  32 bits organization
Self Refresh Current: Standard and Low Power
CAS Latency: 2 & 3
Burst Length: 1, 2, 4, 8 and full page
Sequential and Interleave Burst
Byte data controlled by DQM0-3
Auto-precharge and controlled precharge
Burst read, single write operation
4K refresh cycles/64mS
Interface: LVTTL
Packaged in TFBGA 90 Ball (8 x13 mm2), using Lead free materials with RoHS compliant
Dual-Die-Package (DDP), two pieces of 64M bits chip sealed in one package



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com