AN2641 datasheet(18/37 Pages) STMICROELECTRONICS

18 / 37 page

CLCD interrupts

AN2641

18/37

Doc ID 14027 Rev 1

Interrupt clear register is a write-only register. Writing logic 1 to the relevant bit clears

the corresponding interrupt. This register is mainly used by the interrupt service routine

to clear the interrupt, once it is handled.

Raw interrupt status register is a read-only register. On a read it returns five bits that

can generate interrupts when set. This register can be used to check whether an

interrupt occurred.

Interrupt mask set/clear register is used to enable the corresponding raw interrupt in

the 'Raw Interrupt Status register' (bit values) to be passed to the 'Masked Interrupt

Status register'. This read/write register can disable or enable an interrupt.

Masked interrupt status register is a read-only register. It is a bit-by-bit logical AND

of the 'Interrupt Mask Set/Clear register' and the 'Raw Interrupt Status register'.

Interrupt lines correspond to each interrupt. This register can be used to check whether

an interrupt is masked.

AN2641 Datasheet(PDF) 18 Page - STMicroelectronics