PM0056 datasheet(129/156 Pages) STMICROELECTRONICS

129 / 156 page

DocID15491 Rev 5

129/156

PM0056

Core peripherals

4.4

System control block (SCB)

The System control block (SCB) provides system implementation information, and system

control. This includes configuration, control, and reporting of the system exceptions. The

CMSIS mapping of the Cortex-M3 SCB registers

To improve software efficiency, the CMSIS simplifies the SCB register presentation. In the

CMSIS, the byte array SHP[0] to SHP[12] corresponds to the registers SHPR1-SHPR3.

4.4.1

Auxiliary control register (SCB_ACTLR)

Address offset: 0x00 (base address = 0xE000 E008)

Reset value: 0x0000 0000

Required privilege: Privileged

The ACTLR register disables certain aspects of functionality within the processor. This

0x204

NVIC_IABR1

ACTIVE[63:32]

Reset Value

0000000 0000000000 00 00 0 0 0 0 0 0 0 0 0 0 0

0x208

NVIC_IABR2

Reserved

ACTIVE [80:64]

Reset Value

0 00 00 000 00 00 000 00

0x300

NVIC_IPR0

IP[3]

IP[2]

IP[1]

IP[0]

Reset Value

0000000 0000000000 00 00 0 0 0 0 0 0 0 0 0 0 0

0x320

NVIC_IPR20

Reserved

IP[80]

Reset Value

0000000 0000000000 00 00 0 0 0 0 0 0 0 0 0 0 0

SCB registers

Reserved

0xE00

NVIC_STIR

Reserved

INTID[8:0]

Reset Value

0 0 0 0 000 00

Table 44. NVIC register map and reset values (continued)

Offset

Reserved

DISF

OLD

DISD

EFW

BUF

DISM

CYCI

PM0056 Datasheet(PDF) 129 Page - STMicroelectronics

PM0056 Datasheet(HTML) 129 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL