PM0056 datasheet(131/156 Pages) STMICROELECTRONICS

131 / 156 page

DocID15491 Rev 5

131/156

PM0056

Core peripherals

4.4.3

Interrupt control and state register (SCB_ICSR)

Address offset: 0x04

Reset value: 0x0000 0000

Required privilege: Privileged

The ICSR:

•

Provides:

–

A set-pending bit for the Non-Maskable Interrupt (NMI) exception

–

Set-pending and clear-pending bits for the PendSV and SysTick exceptions

•

Indicates:

–

The exception number of the exception being processed

–

Whether there are preempted active exceptions

–

The exception number of the highest priority pending exception

–

Whether any interrupts are pending.

Caution:

When you write to the ICSR, the effect is unpredictable if you:

•

Write 1 to the PENDSVSET bit and write 1 to the PENDSVCLR bit

•

Write 1 to the PENDSTSET bit and write 1 to the PENDSTCLR bit.

3029

NMIPE

NDSET

Reserved

PEND

SVSET

PEND

SVCLR

PEND

STSET

PENDS

TCLR

Reserved

ISRPE

NDING

VECTPENDING[9:4]

rrrr

VECTPENDING[3:0]

RETOB

ASE

Reserved

VECTACTIVE[8:0]

rrrr

PM0056 Datasheet(PDF) 131 Page - STMicroelectronics

PM0056 Datasheet(HTML) 131 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL