PM0056 datasheet(135/156 Pages) STMICROELECTRONICS

135 / 156 page

DocID15491 Rev 5

135/156

PM0056

Core peripherals

Binary point

The PRIGROUP field indicates the position of the binary point that splits the PRI_n fields in

the Interrupt Priority Registers into separate group priority and subpriority fields. Table 45

shows how the PRIGROUP value controls this split.

Determining preemption of an exception uses only the group priority field, see Section 2.3.6:

Interrupt priority grouping on page 37.

Bit 2

SYSRESETREQ System reset request

This is intended to force a large system reset of all major components except for debug.

This bit reads as 0.

0: No system reset request

1: Asserts a signal to the outer system that requests a reset.

Bit 1

VECTCLRACTIVE

Reserved for Debug use. This bit reads as 0. When writing to the register you must write 0 to

this bit, otherwise behavior is unpredictable.

Bit 0

VECTRESET

Reserved for Debug use. This bit reads as 0. When writing to the register you must write 0 to

this bit, otherwise behavior is unpredictable.

Table 45. Priority grouping

PRIGROUP

[2:0]

Interrupt priority level value, PRI_N[7:4]

Number of

Binary

point(1)

1. PRI_n[7:4] field showing the binary point. x denotes a group priority field bit, and y denotes a subpriority

field bit.

Group priority

bits

Subpriority

bits

Group

priorities

Sub

priorities

0b011

0bxxxx

[7:4]

None

0b100

0bxxx.y

[7:5]

[4]

0b101

0bxx.yy

[7:6]

[5:4]

0b110

0bx.yyy

[7]

[6:4]

0b111

0b.yyyy

None

[7:4]

None

PM0056 Datasheet(PDF) 135 Page - STMicroelectronics

PM0056 Datasheet(HTML) 135 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL