| Electronic Components Datasheet Search |
|
M2V64S20BTP-7L Datasheet(PDF) 47 Page - Mitsubishi Electric Semiconductor |
|
|
|||||||||||||||||||||||||||||
M2V64S20BTP-7L Datasheet(HTML) 47 Page - Mitsubishi Electric Semiconductor |
|
47 / 52 page ![]() MITSUBISHI LSIs MITSUBISHI ELECTRIC A0-9 * A10 DQM(U/L) A11 Apr. '99 SDRAM (Rev.1.2) M2V64S20BTP-7,-7L,-8,-8L,-8A,-10,-10L (4-BANK x 4194304-WORD x 4-BIT) M2V64S30BTP-7,-7L,-8,-8L,-8A,-10,-10L (4-BANK x 2097152-WORD x 8-BIT) M2V64S40BTP-7,-7L,-8,-8L,-8A,-10,-10L (4-BANK x 1048576-WORD x 16-BIT) 64M bit Synchronous DRAM * A9 (x8) and A8,A9 (x16) for column address of read/write are don't care 47 Self-Refresh /CS /RAS /CAS /WE CKE BA0,1 DQ Self-Refresh Entry 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 CLK Before Self-Refresh Entry, all banks must be idle state. X X X 0 Self-Refresh Exit ACT#0 After tRC from Self-Refresh Exit, all banks are idle state. tRC+1 tSRX CLK can be stopped CKE must be low to maintain Self-Refresh Italic parameter indicates minimum case |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |