SCG51 datasheet(2/14 Pages) CONNOR-WINFIELD

2 / 14 page

Data Sheet #: SG079

Page 2 of 14

Rev: 00

Date: 09/08/04

Features

Table 3

Parameter

Specifications

Notes

Input Logic

CMOS

Input Frequency Range

8 kHz - 176 MHz

Alarms

Active Low, Combined LOR/LOL

VCXO Output Logic Type

LVPECL (3x)

Reference Output Logic Type

CMOS (1x)

Package

FR4 SM 1.35" x 1.0" x 0.40"

General Description

The SCG51 Series is a phase locked loop generating

LVPECL outputs from an intrinsically low jitter voltage

controlled crystal oscillator. The LVPECL and CMOS

outputs may be disabled.

The unit has an acquisition time of about 1 second and

it is tolerant of different reference duty cycles.

Further features include a combined LOL/LOR alarm

output for Loss-of-Reference (LOR) and Loss-of-Lock

(LOL). During the LOR alarm, the SCG51 will also enter a

Free Run state, which will guarantee a 20 ppm accurate

output. Additionally the Free Run mode may be entered

manually.

The alarms and reference output may be put into

the tri-state high impedance condition for external

testing purposes.

The maximum package dimensions are 1.35” x 1.0”

x 0.40” on a 6 layer FR4 board with castellated pins.

Parts are assembled using high temperature solder to

withstand 63/37 alloy, 180° C surface mount reflow

processes.

Functional Block Diagram

Figure 1

Divider

Alarm

Detection

Analog

Filter

Free Run

Control

Buffer/

Divider

VCXO

Alarm Output

(Pin 1)

Force Free Run

(Pin 19)

Reference Input

(Pin 2)

Tri-State / Enable

(Pin 20)

(Pin 11)

(Pin 12)

(Pin 9)

(Pin 10)

(Pin 5)

(Pin 6)

(Pin 15)

10 k

Ω

10 k

Ω

SCG51 Datasheet(PDF) 2 Page - Connor-Winfield Corporation

SCG51 Datasheet(HTML) 2 Page - Connor-Winfield Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Datasheet Download

Link URL