| Electronic Components Datasheet Search |
|
PIC17C752-08/P Datasheet(PDF) 214 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC17C752-08/P Datasheet(HTML) 214 Page - Microchip Technology |
|
214 / 320 page ![]() PIC17C75X DS30264A-page 214 © 1997 Microchip Technology Inc. TABLRD Table Read Example1: TABLRD 1, 1, REG ; Before Instruction REG = 0x53 TBLATH = 0xAA TBLATL = 0x55 TBLPTR = 0xA356 MEMORY(TBLPTR) = 0x1234 After Instruction (table write completion) REG = 0xAA TBLATH = 0x12 TBLATL = 0x34 TBLPTR = 0xA357 MEMORY(TBLPTR) = 0x5678 Example2: TABLRD 0, 0, REG ; Before Instruction REG = 0x53 TBLATH = 0xAA TBLATL = 0x55 TBLPTR = 0xA356 MEMORY(TBLPTR) = 0x1234 After Instruction (table write completion) REG = 0x55 TBLATH = 0x12 TBLATL = 0x34 TBLPTR = 0xA356 MEMORY(TBLPTR) = 0x1234 TABLWT Table Write Syntax: [ label ] TABLWT t,i,f Operands: 0 ≤ f ≤ 255 i ∈ [0,1] t ∈ [0,1] Operation: If t = 0, f → TBLATL; If t = 1, f → TBLATH; TBLAT → Prog Mem (TBLPTR); If i = 1, TBLPTR + 1 → TBLPTR Status Affected: None Encoding: 1010 11ti ffff ffff Description: 1. Load value in ’f’ into 16-bit table latch (TBLAT) If t = 0: load into low byte; If t = 1: load into high byte 2. The contents of TBLAT is written to the program memory location pointed to by TBLPTR If TBLPTR points to external program memory location, then the instruction takes two-cycle If TBLPTR points to an internal EPROM location, then the instruction is terminated when an interrupt is received. Note: The MCLR/VPP pin must be at the programming voltage for successful programming of internal memory. If MCLR/VPP = VDD the programming sequence of internal memory will be interrupted. A short write will occur (2 TCY). The internal memory location will not be affected. 3. The TBLPTR can be automati- cally incremented If i = 0; TBLPTR is not incremented If i = 1; TBLPTR is incremented Words: 1 Cycles: 2 (many if write is to on-chip EPROM program memory) Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read register 'f' Process Data Write register TBLATH or TBLATL No operation No operation (Table Pointer on Address bus) No operation No operation (Table Latch on Address bus, WR goes low) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |