PIC17C752-08SLASHCL datasheet(286/328 Pages) MICROCHIP

286 / 328 page

PIC17C7XX

DS30289A-page 286

E.2

ADDRESSING I2C DEVICES

There are two address formats. The simplest is the

7-bit address format with a R/W bit (Figure E-2). The

more complex is the 10-bit address with a R/W bit

(Figure E-3). For 10-bit address format, two bytes must

be transmitted with the ﬁrst ﬁve bits specifying this to be

a 10-bit address.

FIGURE E-2:

7-BIT ADDRESS FORMAT

FIGURE E-3:

I2C 10-BIT ADDRESS FORMAT

E.3

Transfer Acknowledge

All data must be transmitted per byte, with no limit to the

number of bytes transmitted per data transfer. After

each byte, the slave-receiver generates an acknowl-

edge bit (ACK) (Figure E-4). When a slave-receiver

doesn’t acknowledge the slave address or received

data, the master must abort the transfer. The slave

must leave SDA high so that the master can generate

the STOP condition (Figure E-1).

R/W ACK

Sent by

Slave

slave address

R/W

Read/Write pulse

MSb

LSb

Start Condition

ACK

Acknowledge

S 1 1 1 1 0 A9 A8 R/W ACK A7 A6 A5 A4 A3 A2 A1 A0 ACK

sent by slave

= 0 for write

R/W

ACK

- Start Condition

- Read/Write Pulse

- Acknowledge

FIGURE E-4:

SLAVE-RECEIVER

ACKNOWLEDGE

If the master is receiving the data (master-receiver), it

generates an acknowledge signal for each received

byte of data, except for the last byte. To signal the end

of data to the slave-transmitter, the master does not

generate an acknowledge (not acknowledge). The

slave then releases the SDA line so the master can

generate the STOP condition. The master can also

generate the STOP condition during the acknowledge

pulse for valid termination of data transfer.

If the slave needs to delay the transmission of the next

byte, holding the SCL line low will force the master into

a wait state. Data transfer continues when the slave

releases the SCL line. This allows the slave to move the

received data or fetch the data it needs to transfer

before allowing the clock to start. This wait state tech-

nique can also be implemented at the bit level,

Figure E-5. The slave will inherently stretch the clock,

when it is a transmitter, but will not when it is a receiver.

The slave will have to clear the CKP bit to enable clock

stretching when it is a receiver.

Data

Output by

Transmitter

Data

Output by

Receiver

SCL from

Master

Start

Condition

Clock Pulse for

Acknowledgment

not acknowledge

acknowledge

FIGURE E-5:

DATA TRANSFER WAIT STATE

• 89

SDA

SCL

Start

Condition

Address

R/W

ACK

Wait

State

Data

ACK

MSB

acknowledgment

signal from receiver

acknowledgment

signal from receiver

byte complete

interrupt with receiver

clock line held low while

interrupts are serviced

Stop

Condition

PIC17C752-08/CL Datasheet(PDF) 286 Page - Microchip Technology

PIC17C752-08/CL Datasheet(HTML) 286 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL